MCIMX31DVMN5D Freescale, MCIMX31DVMN5D Datasheet - Page 39

no-image

MCIMX31DVMN5D

Manufacturer Part Number
MCIMX31DVMN5D
Description
Manufacturer
Freescale
Datasheet

Specifications of MCIMX31DVMN5D

Operating Temperature (min)
-20C
Operating Temperature (max)
70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX31DVMN5D
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31DVMN5DR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
4.3.9.2
All WEIM output control signals may be asserted and deasserted by internal clock related to BCLK rising
edge or falling edge according to corresponding assertion/negation control fields. Address always begins
related to BCLK falling edge but may be ended both on rising and falling edge in muxed mode according
to control register configuration. Output data begins related to BCLK rising edge except in muxed mode
where both rising and falling edge may be used according to control register configuration. Input data,
ECB and DTACK all captured according to BCLK rising edge time.
WEIM module, and
Freescale Semiconductor
Wireless External Interface Module (WEIM)
High is defined as 80% of signal value and low is defined as 20% of signal
value.
Timing for HCLK is 133 MHz and internal NFC clock (flash clock) is
approximately 33 MHz (30 ns). All timings are listed according to this NFC
clock frequency (multiples of NFC clock phases), except NF16 and NF17,
which are not NFC clock related.
Table 32
lists the timing parameters.
MCIMX31/MCIMX31L Technical Data, Rev. 4.3
NOTE
Figure 26
depicts the timing of the
Electrical Characteristics
39

Related parts for MCIMX31DVMN5D