MCIMX31LDVMN5D Freescale, MCIMX31LDVMN5D Datasheet - Page 81
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MCIMX31LDVMN5D
Manufacturer Part Number
MCIMX31LDVMN5D
Description
Manufacturer
Freescale
Datasheet
1.MCIMX31LDVMN5D.pdf
(118 pages)
Specifications of MCIMX31LDVMN5D
Operating Temperature (min)
-20C
Operating Temperature (max)
70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCIMX31LDVMN5D
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX31LDVMN5DR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
2
3
4
5
6
7
8
9
10
IP56 Controls setup time for write
IP57 Controls hold time for write
IP58 Slave device data delay
IP59 Slave device data hold time
IP60 Write data setup time
IP61 Write data hold time
IP62 Read period
IP63 Write period
IP64 Read down time
IP65 Read up time
IP66 Write down time
IP67 Write up time
IP68 Read time point
Tdrp
Tdi cuw
Tdi cdw
Tdi cpw
Tdicdr
Freescale Semiconductor
Tdi cur
ID
Tdicpr
The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These
conditions may be device specific.
Display interface clock period value for read:
Display interface clock period value for write:
Display interface clock down time for read:
Display interface clock up time for read:
Display interface clock down time for write:
Display interface clock up time for write:
This parameter is a requirement to the display connected to the IPU.
Data read point:
Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a
device-level output delay, board delays, a device-level input delay, an IPU input delay. This value is device specific.
=
T
=
=
=
=
=
=
HSP_CLK
1
-- - T
2
1
-- - T
2
1
-- - T
2
1
-- - T
2
T HSP_CLK c eil
T
HSP_CLK
HSP_CLK
HSP_CLK ce il
HSP_CLK
HSP_CLK cei l
Table 50. Asynchronous Serial Interface Timing Parameters—Access Level (continued)
Parameter
⋅
cei l
2
3
⋅
⋅
⋅
⋅
⋅
⋅
7
ce il
5
cei l
cei l
------------------------------------------------- -
HSP_CLK_PERIOD
DISP#_READ_EN
9
6
4
DISP#_IF_CLK_PER_RD
--------------------------------------------------------------- -
DISP#_IF_CLK_PER_WR
----------------------------------------------------------------- -
2 DISP#_IF_CLK_DOWN_RD
-------------------------------------------------------------------------------
2 DISP#_IF_CLK_UP_WR
--------------------------------------------------------------------- -
2 DISP#_IF_CLK_UP_RD
--------------------------------------------------------------------
2 DISP#_IF_CLK_DOWN_WR
-------------------------------------------------------------------------------- -
⋅
⋅
HSP_CLK_PERIOD
⋅
⋅
HSP_CLK_PERIOD
HSP_CLK_PERIOD
HSP_CLK_PERIOD
HSP_CLK_PERIOD
HSP_CLK_PERIOD
8
8
Symbol
Tdicpw Tdicpw–1.5
Tdicdw Tdicdw–1.5
Tdicuw Tdicuw–1.5
Tdchw
Tdcsw
Tdicpr
Tdicdr
Tdicur
Tracc
Tdrp
Troh
Tdh
Tds
MCIMX31/MCIMX31L Technical Data, Rev. 4.3
Tdicuw–1.5
Tdicpw–Tdicdw–1.5
0
Tdrp–Tlbd–Tdicdr+1.5
Tdicdw–1.5
Tdicpw–Tdicdw–1.5
Tdicpr–1.5
Tdicdr–1.5
Tdicur–1.5
Tdrp–1.5
Min.
Tdicuw
Tdicpw–Tdicdw
Tdicdw
Tdicpw–Tdicdw
Tdicpr
Tdicpw
Tdicdr
Tdicur
Tdicdw
Tdicuw
Tdrp
Typ.
—
—
1
Tdicpw+1.5
Tdicdw+1.5
Tdicuw+1.5
Tdrp
Tdicpr–Tdicdr–1.5
Tdicpr+1.5
Tdicdr+1.5
Tdicur+1.5
Tdrp+1.5
9
Electrical Characteristics
–Tlbd
Max.
10
—
—
—
—
–Tdicur–1.5
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
81