NS7520B-1-C55 Digi International, NS7520B-1-C55 Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/1/193/digi_international_sml.jpg)
NS7520B-1-C55
Manufacturer Part Number
NS7520B-1-C55
Description
IC ARM MICROPROCESSOR 177BGA
Manufacturer
Digi International
Series
NET+ARM®r
Specifications of NS7520B-1-C55
Applications
Network Processor
Core Processor
ARM7
Program Memory Type
External Program Memory
Controller Series
-
Ram Size
External
Interface
EBI/EMI, Ethernet, DMA, SPI, UART
Number Of I /o
16
Voltage - Supply
1.4 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
177-LFBGA
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
NS7520B-1-C55
Manufacturer:
IR
Quantity:
4 954
Company:
Part Number:
NS7520B-1-C55
Manufacturer:
Digi International
Quantity:
10 000
Part Number:
NS7520B-1-C55
Manufacturer:
NETARM
Quantity:
20 000
Ethernet interface MAC
Note:
In this table, GP designates general-purpose.
Ethernet interface MAC signal descriptions
The Ethernet MII (media independent interface) provides the connection between the Ethernet PHY
and the MAC (media access controller).
MII
MDC
MDIO
TXCLK
TXD3
TXD2
TXD1
TXD0
TXER
TXEN
TXCOL
RXCRS
RXCLK
RXD3
RXD2
RXD1
RXD0
RXER
RXDV
Symbol
ENDEC values for general-purpose output and TXD refer to bits in the Ethernet General
Control register. ENDEC values for general-purpose input and RXD refer to bits in the
Ethernet General Status register.
ENDEC
GP output
GP output
GP output
GP output
GP output
TXD
GP output
GP input
GP input
GP input
RXD
GP input
GP input
D10
B10 U
C10
A12
B11
D11
A11
A13
B12
A14
D12
C12
D14
B15
A15
B13
C15
D15
Pin
O
I/O
I
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I/O
2
2
2
2
2
2
2
2
OD
MII
MII
management
clock
MII data
TX clock
TX data 3
TX data 2
TX data 1
TX data 0
TX code error
TX enable
Collision
Carrier sense
RX clock
RX data 3
RX data 2
RX data 1
RX data 0
RX error
RX data valid
Description
w w w . d i g i . c o m
ENDEC
State of (LPBK bit XOR
(Mode=SEEQ))
State of UTP_STP bit
State of AUI_TP[0] bit
State of AUI_TP[1] bit
collector
Transmit data
State of LNK_DIS_ bit
Read state in bit 12
Read state in bit 13
Receive data
Read state in bit 11
Inverted state of PDN bit, open
Read state in bit 15
Read state in bit 10
E t h e r n e t i n t e r f a c e M A C
1 1