MC33988CPNA Freescale, MC33988CPNA Datasheet
MC33988CPNA
Specifications of MC33988CPNA
Available stocks
Related parts for MC33988CPNA
MC33988CPNA Summary of contents
Page 1
... Enhanced -16 V reverse polarity V PWR V DD MCU Figure 1. 33988 Simplified Application Diagram * This document contains certain information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2010. All rights reserved. Device MC33988CPNA protection PWR 33988 VDD ...
Page 2
... Logic Blanking Time 0.15ms–155ms Over-temperature Detection GND VPWR Over-voltage Protection Selectable Slew Rate Gate Drive Low Detection 3.75A –12.5A Open Load Detection HS0 HS1 Selectable Output Current Recopy 1/10250 or 1/20500 CSNS Analog Integrated Circuit Device Data Freescale Semiconductor HS0 HS1 ...
Page 3
... FS Output Fault Status (Active Low) 6 FSI Input 7 CS Input 8 SCLK Input 9 SI Input 10 VDD Input Analog Integrated Circuit Device Data Freescale Semiconductor PIN CONNECTIONS GND 14 VPWR 16 15 HS1 HS0 Formal Name This pin is used to output a current proportional to the designated HS0-1 output. ...
Page 4
... Positive Power Supply of operational power for the device. Protected 8.0mΩ high side power output to the load. High Side Output 1 Protected 8.0mΩ high side power output to the load. High Side Output 0 page 16. Definition Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 5
... Active clamp energy using single-pulse method (L = 16mH ESD1 testing is performed in accordance with the Human Body Model (HBM accordance with the Charge Device Model (CDM), Robotic (Czap=4.0pF). Analog Integrated Circuit Device Data Freescale Semiconductor ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS Symbol V PWR V ...
Page 6
... Freescale’s Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics. ...
Page 7
... Under-voltage Power-ON Reset Notes 8. This applies to all internal device logic supplied This applies when the under-voltage fault is not latched (IN 0). Analog Integrated Circuit Device Data Freescale Semiconductor ≤ 5.5V, 6.0V ≤ V ≤ 27V, -40°C ≤ PWR = 25°C under nominal conditions, unless otherwise noted. A ...
Page 8
... PWR Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 9
... Output OFF Open Load Detection Current is the current required to flow through the load for the purpose of detecting the existence of an open load condition when the specific output is commanded OFF. 12. Guaranteed by process monitoring. Not production tested. Analog Integrated Circuit Device Data Freescale Semiconductor STATIC ELECTRICAL CHARACTERISTICS ≤ 5.5V, 6.0V ≤ V ≤ 27V, -40°C ≤ PWR = 25° ...
Page 10
... V – – 100 200 400 kΩ – 4 7.0 – 2.0 – - 0.3 V 0.8 V – – – 0.2 0.4 μA - 5.0 0 5.0 μA 5.0 – 20 kΩ – 0 1.0 6.0 6.5 7 Infinite – RST Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 11
... Turn-ON delay time measured from rising edge of IN[0:1] signal that would turn the output load. 21. Turn-OFF delay time measured from falling edge that would turn the output OFF to V Analog Integrated Circuit Device Data Freescale Semiconductor ≤ 5.5V, 6.0V ≤ V ≤ 27V, -40°C ≤ PWR = 25° ...
Page 12
... WDTO Freescale Semiconductor ...
Page 13
... Time required for output status data to be terminated at SO. 1.0kΩ on pull-up on 29. Time required to obtain valid data out from SO following the rise of SCLK. Analog Integrated Circuit Device Data Freescale Semiconductor ≤ 5.5V, 6.0V ≤ V ≤ 27V, -40°C ≤ PWR = 25°C under nominal conditions, unless otherwise noted. ...
Page 14
... RA_SLOW RA_FAST SRrA t Tdly(off) Figure 4. Output Slew Rate and Time Delays t OCLx Figure 5. Overcurrent Shutdown OCHx OCL3 OCL2 OCL1 SRfB SR & SR FB_SLOW FB_FAST SRfA SR & SR FA_SLOW & t DLY_SLOW(OFF) DLY_FAST(OFF) t OCH Time Time t OCL0 Analog Integrated Circuit Device Data Freescale Semiconductor FA_FAST ...
Page 15
... SCLK SO 0.2 VDD SO Low to High Low-to-High SO SO 0.7 VDD High to Low High-to-Low Figure 8. SCLK Waveform and Valid SO Data Delay Time Analog Integrated Circuit Device Data Freescale Semiconductor • During t , OCHX OCLX current level. • During t OCL3 programmed to detect RSI t TwSCLKh TrSI ...
Page 16
... The MCU ensures data is available upon the falling edge of SCLK. The logic state of SI present upon the rising edge of SCLK loads that bit command into the internal command shift register. pins pulled-up Logic HIGH CS , SPI Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 17
... OFF condition) so long as the is Logic HIGH only active when the Analog Integrated Circuit Device Data Freescale Semiconductor is asserted Logic LOW. The generated SO output signals are CMOS logic levels. SO output data is available on the falling edge of SCLK and transitions immediately on the rising edge of SCLK ...
Page 18
... The reported fault conditions are: open load, short-circuit to ground (OCLO-resistive and OCHI-severe short-circuit), thermal shutdown, and under/over-voltage. In Fail-safe mode, the loads are controlled with dedicated parallel input pins. The device is configured in default mode. SELF-PROTECTED HIGH SIDE SWITCH HS [0:1] Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 19
... FAIL-SAFE AND WATCHDOG If the FSI input is not grounded, the watchdog timeout detection is active when either the WAKE or Analog Integrated Circuit Device Data Freescale Semiconductor OPERATIONAL MODES transitions from Logic [0] to Logic [1]. The WAKE input is capable of being pulled resistance that limits the internal clamp current according to the specification ...
Page 20
... Under these conditions, the output’s gates are enhanced to keep the junction temperature less than 150°C. The ON resistance of the output is fairly similar to that in the Normal mode. No additional passive components are required. Analog Integrated Circuit Device Data Freescale Semiconductor , are illustrated in Figure 6. ), the OCx ...
Page 21
... While VDD remains within specified range. ∗∗∗ equivalent to IN direct input or IN_spi SPI input. Analog Integrated Circuit Device Data Freescale Semiconductor disconnection. A 10K resistor needs to be added between the wake pin and the rest of the circuitry in order to ensure that ...
Page 22
... D2 D1 OD7 OD6 OD5 OD4 OD3 OD2 is a Logic [1] state during the above operation. . The device transfers status CS . The SO output driver is enabled when CS should transition from a Logic [ Logic [0] has an active internal CS D0 OD1 OD0 Analog Integrated Circuit Device Data Freescale Semiconductor CS ...
Page 23
... LOGIC COMMANDS AND REGISTERS Serial Input Data SOA2 SOA1 SOA0 0 1 CSNS1 IN1_SPI CSNS0 IN0_SPI SOCHs SOCL2s SOCL1s SOCL0s 1 1 OL_DIS CD_DIS OCLT1s OCLT0 FAST CSNS IN DIS s A/ high OSD2 OSD1 OSD0 WD1 WD0 UV_dis OV_dis 1 1 Freescale Internal Use (Test) 33988 23 ...
Page 24
... SOCL0 Over-current Low Detection (D0) (Amperes) 0 12.5 1 11.25 0 10.0 1 8.75 0 7.5 1 6.25 0 5.0 1 3.75 Over-current High Detection (Amperes) 50 37.5 12. Note that these timeouts apply Timing 155ms 10ms 1.2ms 150 μ s Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 25
... ON with a single command. There are eight selectable output switching delay times that range from 0ms to 525ms. Refer to Table 13. Analog Integrated Circuit Device Data Freescale Semiconductor Table 13. Switching Delay Turn ON Delay (ms) OSD [2:0] (D2 : D0) 000 001 010 ...
Page 26
... OVF FAULT IN1_SPI CSNS0 IN0_SPI EN EN SOCL2s SOCL1s SOCL0s CD_DIS s OCLT1s OCLT0s IN DIS s A/O s OSD2 OSD1 OSD0 WDTO WD1 WD0 IN0 Pin FSI Pin WAKE Pin – – UV_dis OV_dis – – – – Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 27
... OD3 reports if the open load circuitry is active. Previous Address SOA[2:0] =100 The returned data contain the programmed values in the DICR. Analog Integrated Circuit Device Data Freescale Semiconductor Previous Address SOA[2:0] = 101 • SOA3 = 0. The returned data contain the programmed OD2 OD1 OD0 values in the OSDR ...
Page 28
... Development effort will be required by the end users to optimize the board design and PCB layout in order to reach electromagnetic compatibility standards (emission and immunity). V PWR 14 VPWR 2.5µF 10nF 15 HS1 16 HS0 LOAD LOAD 13 GND Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 29
... TYPICAL APPLICATIONS Figure 13. Maximum Turn-off Current Versus Inductive Load (Single Pulse for R 33988 and 150°C Initial) L PWR J Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 30
... Vapor Phase Reflow (VPR): 215°C to 219°C • Infrared (IR) / Convection: 225°C +5.0 / -0°C The maximum peak temperature during the soldering process should not exceed 230°C. The time at maximum temperature should range from 10s to 40s maximum. Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 31
... For the most current revision of the package, visit Analog Integrated Circuit Device Data Freescale Semiconductor PACKAGE DIMENSIONS www.freescale.com and perform a keyword search on 98ARL10521D. PNA SUFFIX 16-PIN PQFN 98ARL10521D ISSUE C PACKAGING PACKAGE DIMENSIONS 33988 31 ...
Page 32
... PACKAGING PACKAGE DIMENSIONS (CONTINUED) 33988 32 PACKAGE DIMENSIONS (CONTINUED) PNA SUFFIX 16-PIN PQFN 98ARL10521D ISSUE C Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 33
... Changed typ and max number on 5/2007 2.0 • Changed min on • Changed labels on (OSD[2:0]) • Corrected labels on • Updated Freescale format and style 8/2007 3.0 • Updated • Added • Updated 11/2009 • Added one paragraph and figure to 4.0 • ...
Page 34
... Freescale Semiconductor was negligent regarding the design or manufacture of the part. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc ...