ISP1181ADGG STEricsson, ISP1181ADGG Datasheet - Page 21
![no-image](/images/manufacturer_photos/0/6/636/stericsson_sml.jpg)
ISP1181ADGG
Manufacturer Part Number
ISP1181ADGG
Description
Manufacturer
STEricsson
Datasheet
1.ISP1181ADGG.pdf
(71 pages)
Specifications of ISP1181ADGG
Lead Free Status / RoHS Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISP1181ADGG
Manufacturer:
EBM
Quantity:
2 000
Part Number:
ISP1181ADGG
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
11. Suspend and resume
9397 750 13959
Product data
11.1 Suspend conditions
The ISP1181A detects a USB suspend status when a constant idle state is present
on the USB bus for more than 3 ms.
The bus-powered devices that are suspended must not consume more than 500 A
of current. This is achieved by shutting down power to system components or
supplying them with a reduced voltage.
The steps leading up to suspend status are as follows:
Figure 6
1. On detecting a wakeup-to-suspend transition, the ISP1181A sets bit SUSPND in
2. When the firmware detects a suspend condition, it must prepare all system
3. In the interrupt service routine, the firmware must check the current status of the
4. To meet the suspend current requirements for a bus-powered device, the internal
5. When the firmware has set and cleared bit GOSUSP in the Mode register, the
the Interrupt register. This will generate an interrupt if bit IESUSP in the Interrupt
Enable register is set.
components for the suspend state:
USB bus. When bit BUSTATUS in the Interrupt register is logic 0, the USB bus
has left the suspend mode and the process must be aborted. Otherwise, the next
step can be executed.
clocks must be switched off by clearing bit CLKRUN in the Hardware
Configuration register.
ISP1181A enters the suspend state. In powered-off application, the ISP1181A
asserts output SUSPEND and switches off the internal clocks after 2 ms.
a. All signals connected to the ISP1181A must enter appropriate states to meet
b. All input pins of the ISP1181A must have a CMOS LOW or HIGH level.
the power consumption requirements of the suspend state.
shows a typical timing diagram.
Rev. 05 — 08 December 2004
Full-speed USB peripheral controller
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
ISP1181A
20 of 70