RG82845 S L63W Intel, RG82845 S L63W Datasheet - Page 82
RG82845 S L63W
Manufacturer Part Number
RG82845 S L63W
Description
Manufacturer
Intel
Datasheet
1.RG82845_S_L63W.pdf
(148 pages)
Specifications of RG82845 S L63W
Lead Free Status / RoHS Status
Not Compliant
- Current page: 82 of 148
- Download datasheet (2Mb)
Register Description
3.6.3
82
PCICMD1—PCI-PCI Command Register (Device 1)
Address Offset:
Default:
Access:
Size
15:10
Bit
9
8
7
6
5
4
3
2
1
0
Reserved.
Fast Back-to-Back (FB2B)—RO. Not Implemented; Hardwired to 0.
SERR Message Enable (SERRE1)—R/W. This bit is a global enable bit for Device 1 SERR
messaging. The MCH does not have an SERR# signal. The MCH communicates the SERR#
condition by sending an SERR message to the ICH2.
0 = Disable. SERR message is not generated by the MCH for Device 1.
1 = Enable. MCH is enabled to generate SERR messages over the hub interface for specific
NOTE: This bit only controls SERR messaging for the Device 1. Device 0 has its own SERRE
Address/Data Stepping (ADSTEP)—RO. Not Implemented; Hardwired to 0.
Parity Error Enable (PERRE1)—RO. Not Implemented; Hardwired to 0.
Reserved.
Memory Write and Invalidate Enable (MWIE)—RO. Not Implemented; Hardwired to 0.
Special Cycle Enable (SCE)—RO. Not Implemented; Hardwired to 0.
Bus Master Enable (BME1)—R/W. This bit is not functional. It is a R/W bit for compatibility
with compliance testing software.
Memory Access Enable (MAE1)—R/W.
0 = Disable. All of Device 1’s memory space is disabled.
1 = Enable. The Memory and Prefetchable memory address ranges defined in the MBASE1,
I/O Access Enable (IOAE1)—R/W.
0 = Disable. All of device 1’s I/O space is disabled.
1 = Enable. This bit must be set to1 to enable the I/O address range defined in the IOBASE1,
Device 1 error conditions that are individually enabled in the BCTRL register. The error
status is reported in the PCISTS1 register.
MLIMIT1, PMBASE1, and PMLIMIT1 registers are enabled.
and IOLIMIT1 registers.
bit to control error reporting for error conditions occurring on Device 0.
04–05h
0000h
RO, R/W
16 bits
Descriptions
Intel
®
82845 MCH for SDR Datasheet
R
Related parts for RG82845 S L63W
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet: