RG82845 S L63W Intel, RG82845 S L63W Datasheet - Page 40

• Manufacturer Part Number: RG82845 S L63W
• Manufacturer: Intel

Specifications of RG82845 S L63W

• Lead Free Status / RoHS Status: Not Compliant

Register Description
3.4.4
40
CSBSTR—Strength Control Register (SCS# Signal Group)
Memory Address Offset:
Default Value:
Access:
Size:
This register controls the drive strength of the I/O buffers for the SCS# signal group. This group
has two possible loadings depending on the width of SDRAM devices used in each row of memory
(x8 or x16). The proper strength can be independently programmed for each configuration. The
actual strength used for each signal is determined by the DRAMWIDTH Register (offset 2Ch).
6:4
2:0
Bit
7
3
Reserved.
SCS# x16 Strength Control. This field selects the signal drive strength.
000 = 0.75 X (default)
001 = 1.00 X
010 = 1.25 X
011 = 1.50 X
100 = 2.00 X
101 = 2.50 X
110 = 3.00 X
111 = 4.00 X
Reserved.
SCS# x8 Strength Control. This field selects the signal drive strength.
000 = 0.75 X (default)
001 = 1.00 X
010 = 1.25 X
011 = 1.50 X
100 = 2.00 X
101 = 2.50 X
110 = 3.00 X
111 = 4.00 X
32h
00h
R/W
8 bits
Descriptions
Intel
®
82845 MCH for SDR Datasheet
R