AD9100JD Analog Devices Inc, AD9100JD Datasheet

AD9100JD

Manufacturer Part Number

AD9100JD

Description

Manufacturer

Analog Devices Inc

Datasheet

1.AD9100JD.pdf (12 pages)

Specifications of AD9100JD

Number Of Sample And Hold Elements

Power Supply Requirement

Dual

Single Supply Voltage (typ)

Not RequiredV

Single Supply Voltage (min)

Not RequiredV

Single Supply Voltage (max)

Not RequiredV

Operating Temperature Classification

Commercial

Mounting

Through Hole

Lead Free Status / RoHS Status

Not Compliant

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

BOSTOCK HK LIMITED

Part Number:

AD9100JD

Manufacturer:

ADI

Quantity:

194

Current page: 1 of 12
Download datasheet (299Kb)

GENERAL DESCRIPTION

The AD9100 is a monolithic track-and-hold amplifier which

sets a new standard for high speed and high dynamic range

applications. It is fabricated in a mature high speed complemen-

tary bipolar process. In addition to innovative design topologies,

a custom package is utilized to minimize parasitics and optimize

dynamic performance.

Acquisition time (hold to track) is 13 ns to 0.1% accuracy, and

16 ns to 0.01%. The AD9100 boasts superlative hold-mode

frequency domain performance; when sampling at 30 MSPS

hold mode distortion is less than 83 dBfs for analog frequencies

up to 12 MHz; and –74 dBfs at 20 MHz. The AD9100 can also

drive capacitive loads up to 100 pF with little degradation in

acquisition time; it is therefore well suited to drive 8- and 10-bit

flash converters at clock speeds to 50 MSPS. With a spectral

noise density of 3.3 nV/ Hz and feedthrough rejection of 83 dB

at 20 MHz, the AD9100 is well suited to enhance the dynamic

range of many 8- to 16-bit systems.

*Patent pending.

REV. A

Information furnished by Analog Devices is believed to be accurate and

reliable. However, no responsibility is assumed by Analog Devices for its

use, nor for any infringements of patents or other rights of third parties

which may result from its use. No license is granted by implication or

otherwise under any patent or patent rights of Analog Devices.

FEATURES

Excellent Hold Mode Distortion into 250

16 ns Acquisition Time to 0.01%

<1 ps Aperture Jitter

250 MHz Tracking Bandwidth

83 dB Feedthrough Rejection @ 20 MHz

3.3 nV/ Hz Spectral Noise Density

MlL-STD-Compliant Versions Available

APPLICATIONS

A/D Conversion

Direct IF Sampling

Imaging/FLIR Systems

Peak Detectors

Radar/EW/ECM

Spectrum Analysis

CCD ATE

–88 dB @ 30 MSPS (2.3 MHz V

–83 dB @ 30 MSPS (12.1 MHz V

–74 dB @ 30 MSPS (19.7 MHz V

)

The AD9100 is “user friendly” and easy to apply: (1) it requires

+5 V/–5.2 V power supplies; (2) the hold capacitor and switch

power supply decoupling capacitors are built into the DIP

package; (3) the encode clock is differential ECL to minimize

clock jitter; (4) the input resistance is typically 800 k ; (5) the

analog input is internally clamped to prevent damage from

voltage transients.

The AD9100 is available in a 20-lead side-brazed “skinny DIP”

package and a 28-lead LCC package. Commercial, industrial,

and military temperature grade parts are available. Consult the

factory for information about the availability of 883-qualified

devices.

PRODUCT HIGHLIGHTS

1. Hold Mode Distortion is guaranteed.

2. Monolithic construction.

3. Analog input is internally clamped to protect against

4. Output is short circuit protected.

5. Drives capacitive loads to 100 pF.

6. Differential ECL clock inputs.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 617/329-4700

overvoltage transients and ensure fast recovery.

Monolithic Track-and-Hold

CLAMP

FUNCTIONAL BLOCK DIAGRAM

2.3V

CLK

SWITCH

CLK

Ultrahigh Speed

HOLD

22pF

AD9100

AD9100*

Fax: 617/326-8703

OUT

Related parts for AD9100JD

AD9100JD Summary of contents

Page 1

FEATURES Excellent Hold Mode Distortion into 250 – MSPS (2.3 MHz V – MSPS (12.1 MHz V – MSPS (19.7 MHz Acquisition Time to 0.01% <1 ps ...

... AD9100–SPECIFICATIONS 1 ABSOLUTE MAXIMUM RATINGS Supply Voltages ( Continuous Output Current . . . . . . . . . . . . . . . . . . . . Analog Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 V Operating Temperature Range (Case) AD9100JD . . . . . . . . . . . . . . . . . . . . . . . . . . . +70 C ELECTRICAL CHARACTERISTICS Parameter DC ACCURACY Gain Offset Output Resistance Output Drive Capability PSRR Pedestal Sensitivity to Supply ANALOG INPUT/OUTPUT Output Voltage Range Input Bias Current ...

Page 3

... Analog input voltage should not exceed AD9100JD +70 C. AD9100AD: – +85 C. AD9100SD: – +125 C. DIP grounded 2 oz copper clad board with 16 sq inches of surface area and no air flow. LCC 4 The input to the AD9100 is internally clamped at 2.3 V. The internal input series resistance is nominally 50 5 Hold mode noise is proportional to the length of time a signal is held ...

Page 4

AD9100 DIP PIN DESCRIPTIONS/CONNECTIONS Pin No. Description Connection 1 –V –5.2 V Power Supply S 2 GND Common Ground Plane 3 GND Common Ground Plane 4 V Analog Input Signal IN 5 –V –5.2 V Power Supply S 6 BYPASS ...

Page 5

Acquisition Time is the amount of time it takes the AD9100 to reacquire the analog input when switching from hold to track mode. The interval starts at the 50% clock transition point and ends when the input signal is reacquired ...

Page 6

AD9100 OUTPUT INPUT BUFFER BUFFER C H ACQUISITION TIME OUT t DHT t 6ns S TRACK HOLD TIME Figure 1. Acquisition Time Diagram The exaggerated illustration in Figure ...

Page 7

While a single ground plane is recommended, the analog signal and differential ECL clock ground currents follow a narrow path directly under their common voltage signal line. To reduce re- flections, especially when terminations are used for transmission line efficiency, ...

Page 8

AD9100 POST-AMP IF INPUT AD9100 AD9618 ±100 mV GAIN ADJ TO UTILIZE MAX T/H CLOCK ADC RANGE TRACK 20ns T/H CLOCK HOLD 5ns "1" ADC CLOCK "0" Figure 4. IF Sampling with Track-and-Hold This technique is not confined to processing ...

Page 9

DC 60 120 180 240 300 INPUT FREQUENCY – MHz Gain vs. Frequency (Track Mode) – p-p O ENCODE = 30 MSPS – 250 L –85 – 100 L –75 ...

Page 10

AD9100 TRACK COMMAND (NOT TO SCALE) 0.1% C HOLD 0.025% REFERENCE 0.025% 0. INPUT STEP 100 LOAD BUFFER TIME – ns AD9100 Acquisition Time ENCODE = 30 MSPS t TRACK ...

Page 11

V R ENCODE = 30 MSPS ALL HARMONICS ARE ALIASED 100 120 Frequency (500 kHz/Division) Analog Input = 12.1 MHz Bottom of AD9100/PCB Evaluation Board Viewed from Above EVALUATION ...

Page 12

AD9100 PIN 1 IDENTIFIER 0.175 (4.45) MAX OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 20-Pin Side-Brazed Ceramic DIP 1.052±0.011 (26.972±0.279) 0.020 0.005 (0.508 0.127) 0.100 (2.54) 0.05 (1.27) 0.020 (0.51) 0.016 (0.41) TYP TYP 28-Pin LCC Package 0.055 (1.40) ...

Related keywords

AD9100JD datasheet
AD9100JD data sheet
AD9100JD pdf datasheet
AD9100JD component
AD9100JD part
AD9100JD distributor
AD9100JD RoHS
AD9100JD datasheet download