ISP1301BS,157 NXP Semiconductors, ISP1301BS,157 Datasheet - Page 27
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
ISP1301BS,157
Manufacturer Part Number
ISP1301BS,157
Description
Manufacturer
NXP Semiconductors
Datasheet
1.ISP1301BS157.pdf
(49 pages)
Specifications of ISP1301BS,157
Number Of Transceivers
1
Esd Protection
YeskV
Operating Supply Voltage (typ)
Not RequiredV
Operating Temperature Classification
Industrial
Operating Supply Voltage (max)
Not RequiredV
Operating Supply Voltage (min)
Not RequiredV
Mounting
Surface Mount
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Lead Free Status / RoHS Status
Compliant
12. I
ISP1301_5
Product data sheet
2
C-bus protocol
12.3.1 One-byte write
12.1 I
12.2 I
12.3 Write format
For detailed information, refer to The I
Table 33.
[1]
[2]
[3]
Table 34.
[1]
Table 35.
A write operation can be performed as:
Figure 13
Table 36.
Bit
Symbol
Value
Bit
7 to 1
0
Byte
S
Device select
ACK
Register address K
ACK
2
2
•
•
C-bus byte transfer format
C-bus device address
S
[1]
S = Start.
A = Acknowledge.
P = Stop.
The value of A0 (LSB) is loaded from pin ADR/PSW during reset (including power-on reset). If pin
ADR/PSW = HIGH, bit A0 = 1; otherwise bit A0 = 0.
One-byte write to the specified register address.
Multi-byte write to N consecutive registers, starting from the specified start address. N
defines the number of registers to write. If N = 1, only the start register is written.
Symbol
A[6:0]
R/W_N
illustrates the byte sequence.
I
I
I
Transfer format description for one-byte write
Byte 1
2
2
2
8 bits
C-bus byte transfer format
C-bus device address byte 1 bit allocation
C-bus device address byte 1 bit description
A6
7
0
Description
Device address: The device address of the ISP1301 is: 01 0110 (A0).
Read or write command.
0 — write
1 — read
Description
master starts with a START condition
master transmits device address and write command bit R/W = 0
slave generates an acknowledgment
master transmits address of register K
slave generates an acknowledgment
Rev. 05 — 2 September 2009
A5
A
6
1
[2]
Byte 2
8 bits
A4
5
0
2
C-bus specification; version 2.1.
A
A3
4
1
[2]
Byte 3
8 bits
A2
3
1
A
[2]
A1
2
0
USB OTG transceiver
© ST-ERICSSON 2009. All rights reserved.
..
..
ISP1301
A0
[1]
1
A
[2]
R/W_N
27 of 49
P
0
X
[3]