SST89E58RD2-40-C-TQJE Microchip Technology, SST89E58RD2-40-C-TQJE Datasheet - Page 42
![4.5 To 5.5V FlashFlex 8-bit 8051 Microcontroller 44 TQFP 10x10x1mm TRAY](/photos/39/70/397057/sst89e58rd2_sml.jpg)
SST89E58RD2-40-C-TQJE
Manufacturer Part Number
SST89E58RD2-40-C-TQJE
Description
4.5 To 5.5V FlashFlex 8-bit 8051 Microcontroller 44 TQFP 10x10x1mm TRAY
Manufacturer
Microchip Technology
Series
FlashFlex®r
Specifications of SST89E58RD2-40-C-TQJE
Core Processor
8051
Core Size
8-Bit
Speed
40MHz
Connectivity
EBI/EMI, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
36
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Eeprom Size
8K x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
44-TQFP
Processor Series
FlashFlex51
Core
C51
Data Bus Width
8 bit
Data Ram Size
1 KB
Interface Type
SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
5
Number Of Timers
3
Operating Supply Voltage
4.5 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SST89E58RD2-40-C-TQJE
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
SST89E58RD2-40-C-TQJE
Manufacturer:
SST
Quantity:
20 000
Data Sheet
6.0 SERIAL I/O
6.1 Full-Duplex, Enhanced UART
The device serial I/O port is a full-duplex port that allows
data to be transmitted and received simultaneously in
hardware by the transmit and receive registers, respec-
tively, while the software is performing other tasks. The
transmit and receive registers are both located in the
Serial Data Buffer (SBUF) special function register. Writ-
ing to the SBUF register loads the transmit register, and
reading from the SBUF register obtains the contents of
the receive register.
The UART has four modes of operation which are selected
by the Serial Port Mode Specifier (SM0 and SM1) bits of
the Serial Port Control (SCON) special function register. In
all four modes, transmission is initiated by any instruction
that uses the SBUF register as a destination register.
Reception is initiated in mode 0 when the Receive Interrupt
(RI) flag bit of the Serial Port Control (SCON) SFR is
cleared and the Reception Enable/ Disable (REN) bit of the
©2008 Silicon Storage Technology, Inc.
FIGURE
6-1: Framing Error Block Diagram
SMOD1
SM0/FE
SMOD0
SM1
SM2
BOF
REN
POF
Set FE bit if stop bit is 0 (framing error) (SMOD0 = 1)
SM0 to UART mode control (SMOD0 = 0)
To UART framing error control
GF1
TB8
SST89E54RD2A/RDA / SST89E58RD2A/RDA
42
RB8
GF0
SCON register is set. Reception is initiated in the other
modes by the incoming start bit if the REN bit of the SCON
register is set.
6.1.1 Framing Error Detection
Framing Error Detection is a feature, which allows the
receiving controller to check for valid stop bits in modes 1,
2, or 3. Missing stops bits can be caused by noise in serial
lines or from simultaneous transmission by two CPUs.
Framing Error Detection is selected by going to the PCON
register and changing SMOD0 = 1 (see Figure 6-1). If a
stop bit is missing, the Framing Error bit (FE) will be set.
Software may examine the FE bit after each reception to
check for data errors. After the FE bit has been set, it can
only be cleared by software. Valid stop bits do not clear FE.
When FE is enabled, RI rises on the stop bit, instead of the
last data bit (see Figure 6-2 and Figure 6-3).
PD
TI
IDL
RI
SCON
PCON
(98H)
(87H)
1339 F16.0
FlashFlex MCU
S71339-02-000
02/08