PBL386202QNANT Infineon Technologies, PBL386202QNANT Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
PBL386202QNANT
Manufacturer Part Number
PBL386202QNANT
Description
Manufacturer
Infineon Technologies
Datasheet
1.PBL386202QNANT.pdf
(46 pages)
Specifications of PBL386202QNANT
Number Of Channels
1
On-hook Transmission
Yes
Polarity Reversal
Yes
On-chip Ring Relay Driver
Yes
Operating Temp Range
0C to 70C
Package Type
PLCC
Loop Current Limit
30mA
Operating Temperature Classification
Commercial
Pin Count
28
Mounting
Surface Mount
Operating Supply Voltage (max)
5.25/-58V
Lead Free Status / RoHS Status
Not Compliant
3) Higher return loss values can be achieved by adding a reactive component to
4) The overhead level can be adjusted with the resistor R
5) Pin PTG = Open sets transmit gain to nom. 0.0 dB.
6) The specified insertion loss tolerance does not include errors caused by external components.
7) The level is specified at the two-wire port.
8) The two-wire idle noise is specified with the port terminated in 600
Figure 3
1/
Figure 4
1/
Data Sheet
impedance programming resistance, for example by dividing
capacitor from the common point to ground.
specified at the four-wire transmit port, (VTX) with the signal source at the two-wire port. Note that the gain
from the two-wire port to the four-wire transmit port is G
Pin PTG = AGND sets transmit gain to nom. -6.02 dB
Secondary resistor R
insertion loss is valid for R
grounded (
in 600
The four-wire receive port is grounded (
C
C
R
<<
<< 150 ,
L
E
R
(
LO
R
L
E
L
,
). The noise specification is referenced to a 600
RX
R
C
= 0; see
L
V
Overhead Level,
Longit. to Metallic,
T RO
= 600 ,
R
LT
C
F
R
R
=
Figure
(see
LT
LR
R
F
I
LDC
LR
= 0.
Figure
R
=
T
7). The four-wire idle noise at
V
= 120 k ,
R
T R
L
8) impacts the insertion loss as explained in
/2 = 300 ,
TIPX
RINGX
TIPX
V
RINGX
E
PBL 38620
TRO
PBL 38620
RX
B
= 0).
LME
, Two-Wire Port
R
RX
and Longit. to Four-Wire,
VTX
RSN
VTX
RSN
24
= 60 k
R
T
OV
2-4S
= 120 k ,
for higher levels, for example min 3.1 V
= 1 (or 0.5, see pin PTG).
V
R
TX
R
programmed two-wire impedance level at
T
R
T
R
is specified with the two-wire port terminated
R
T
RX
RX
into two equal halves and connecting a
(
R
R
L
RX
), and with the four-wire receive port
Electrical Characteristics
V
= 60 k
T X
E
RX
R
T
, the two-wire terminating
Chapter
B
Rev. 2.0, 2005-04-13
LFE
PBL 38620/2
Balance
5. The specified
FlexiSLIC
Fig3_20
Peak
Fig4_20
, and is
V
TX
.