LAN9217-MT Standard Microsystems (SMSC), LAN9217-MT Datasheet - Page 48

no-image

LAN9217-MT

Manufacturer Part Number
LAN9217-MT
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9217-MT

Operating Supply Voltage (typ)
3.3V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9217-MT
Manufacturer:
Standard
Quantity:
2 468
Part Number:
LAN9217-MT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN9217-MT
Quantity:
15
Revision 2.7 (03-15-10)
3.12.2
Figure 3.13, "TX Buffer
noted that not all of the data shown in this diagram is actually stored in the TX data FIFO. This must
be taken into account when calculating the actual TX data FIFO usage. Please refer to
"Calculating Actual TX Data FIFO Usage," on page 52
actual TX data FIFO usage.
Note 3.15 The LAN9217 host bus interface supports 16-bit bus transfers; internally, all data paths are
TX Command Format
The TX command instructs the TX FIFO controller on handling the subsequent buffer. The command
precedes the data to be transmitted. The TX command is divided into two, 32-bit words; TX command
‘A’ and TX command ‘B’.
There is a 16-bit packet tag in the TX command ‘B’ command word. Packet tags may, if host software
desires, be unique for each packet (i.e., an incrementing count). The value of the tag will be returned
in the RX status word for the associated packet. The Packet tag can be used by host software to
uniquely identify each status word as it is returned to the host.
Both TX command ‘A’ and TX command ‘B’ are required for each buffer in a given packet. TX
command ‘B’ must be identical for every buffer in a given packet. If the TX command ‘B’ words do not
match, the Ethernet controller will assert the Transmitter Error (TXE) flag.
32-bits wide.
transactions.
Host Write
Order
2nd
3rd
Last
1st
Format", shows the TX Buffer as it is written into the LAN9217. It should be
Figure 3.13
Figure 3.13 TX Buffer Format
31
DATASHEET
Offset + Data DWORD0
Optional offset DWORD0
Optional offset DWORDn
Optional Pad DWORDn
Optional Pad DWORD0
TX Command 'B'
describes the host write ordering for pairs of atomic 16-bit
TX Command 'A'
Last Data & PAD
16-bit High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX Support
48
.
.
.
.
.
.
.
.
.
.
.
for a detailed explanation on calculating the
0
Section 3.12.5,
SMSC LAN9217
Datasheet

Related parts for LAN9217-MT