MCZ33742EG Freescale, MCZ33742EG Datasheet - Page 38
![](/photos/31/30/313046/mcz33742eg_sml.jpg)
MCZ33742EG
Manufacturer Part Number
MCZ33742EG
Description
Manufacturer
Freescale
Datasheet
1.MCZ33742EG.pdf
(70 pages)
Specifications of MCZ33742EG
Data Rate
1000Kbps
Number Of Transceivers
1
Standard Supported
CAN 2.0
Operating Supply Voltage (max)
27V
Operating Supply Voltage (typ)
5/9/12/15/18/24V
Operating Supply Voltage (min)
4.5V
Package Type
SOIC W
Supply Current
45mA
Operating Temperature (max)
125C
Operating Temperature (min)
-40C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
28
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCZ33742EG
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCZ33742EGR2
Manufacturer:
FREESCALE
Quantity:
20 000
TXD AND RXD PINS
depends on the V2 status. RXD is a push-pull structure,
supplied by V2. When V2 is set at 5.0V and CAN is TXRX
mode, RXD reports bus status. For details, refer to
page 29,
and GND. The circuitry has a parasitic diode between RXD
and V2. It is illustrated in
reversed biased in normal operation (TXD voltage is lower or
equal to V2). In case the TXD voltage is greater than V2, a
current will flow into the diode.
ballast transistor), the current leakage at V2 is low enough
38
33742
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
The TXD pin has an internal pullup to V2. The state of TXD
The TXD pin is a push-pull structure between the V2 pin
If the V2 pin is low (e.g. in sleep mode, or in stop with a
Table
9, below, and
Figure
Table
25. This parasitic diode is
CAN Recessive State
CANH
CANL
10, page 39.
RXD
TXD
Typ 2.5V
Typ 2.5V
Figure 20. CAN Interface Levels
Table
V
7,
CANH
CAN Dominant State
-V
CANL
(10μA max) to ensure than the RXD pin can be pulled up by
an external resistor (i.e. the MCU RXD pin internal pullup).
is dependant upon external circuitry connected to the V2 and
RXD pins.
CAN TXRX MODE AND SLEW RATE SELECTION
Tables 21
available and control the recessive-to-dominant and
dominant-to-recessive transitions. The delay time from TXD
pin to CAN bus, from CAN bus to RXD, and from the TXD to
RXD loop time is affected by the slew rate selection.
The states of the RXD pin in the following
The slew rate selection is done via CAN register (refer to
> 900mV
through
CAN Recessive State
23
V
on page 50). Four slew rates are
CANH
Analog Integrated Circuit Device Data
-V
CANL
< 500mV
Freescale Semiconductor
Table 9
and
10