72T7285L4-4BBG Integrated Device Technology (Idt), 72T7285L4-4BBG Datasheet - Page 33
![no-image](/images/manufacturer_photos/0/3/333/integrated_device_technology__idt__sml.jpg)
72T7285L4-4BBG
Manufacturer Part Number
72T7285L4-4BBG
Description
FIFO Mem Sync Dual Depth/Width Uni-Dir 16K x 72 324-Pin BGA
Manufacturer
Integrated Device Technology (Idt)
Datasheet
1.IDT72T7285L10BB.pdf
(53 pages)
Specifications of 72T7285L4-4BBG
Package
324BGA
Configuration
Dual
Bus Directional
Uni-Directional
Density
1.125 Mb
Organization
16Kx72
Data Bus Width
72 Bit
Timing Type
Synchronous
Expansion Type
Depth|Width
Typical Operating Supply Voltage
2.5 V
Operating Temperature
0 to 70 °C
NOTE:
1. During Partial Reset the High-Impedance control of the Qn data outputs is provided by OE only, RCS can be HIGH or LOW until the first rising edge of RCLK after Master Reset
16,384 x 72, 32,768 x 72, 65,536 x 72, 131,072 x 72
is complete.
Q
PAF, HF
0
EF/OR
- Q
FF/IR
WEN
REN
PRS
SEN
PAE
RT
n
(1)
t
t
t
t
RSS
RSS
RSS
RSS
t
t
t
RSF
t
t
RSF
RSF
RSF
Figure 10. Partial Reset Timing
RSF
t
RS
33
If FWFT = LOW, FF = HIGH
If FWFT = HIGH, IR = LOW
If FWFT = HIGH, OR = HIGH
If FWFT = LOW, EF = LOW
t
t
RSR
RSR
OE = HIGH
OE = LOW
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
5994 drw15