ISP1504CBS NXP Semiconductors, ISP1504CBS Datasheet - Page 54

RF Transceiver USB2.0 ULPI OTG TRANSCEIVER

ISP1504CBS

Manufacturer Part Number
ISP1504CBS
Description
RF Transceiver USB2.0 ULPI OTG TRANSCEIVER
Manufacturer
NXP Semiconductors
Datasheet

Specifications of ISP1504CBS

Operating Supply Voltage
1.65 V to 3.6 V
Mounting Style
SMD/SMT
Package / Case
HVQFN
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ISP1504CBS,157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1504CBS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
ISP1504CBSFA
Manufacturer:
NXP
Quantity:
6 041
Part Number:
ISP1504CBSFA
Manufacturer:
ST
0
Part Number:
ISP1504CBSTM
Manufacturer:
ST
0
NXP Semiconductors
Table 34.
Table 35.
Table 36.
Table 37.
ISP1504A_ISP1504C_3
Product data sheet
Bit
2
1
0
Bit
Symbol
Reset
Access
Bit
7 to 5
4
3
2
1
0
Bit
Symbol
Reset
Access
Symbol
SESS_VALID_F
VBUS_VALID_F
HOST_DISCON_F
Symbol
-
ID_GND
SESS_END
SESS_VALID
VBUS_VALID
HOST_DISCON
USB Interrupt Enable Falling Edge register (address R = 10h to 12h, W = 10h, S = 11h, C = 12h) bit
description
USB Interrupt Status register (address R = 13h) bit allocation
USB Interrupt Status register (address R = 13h) bit description
USB Interrupt Latch register (address R = 14h) bit allocation
10.1.7 USB Interrupt Status register
10.1.8 USB Interrupt Latch register
X
R
R
7
7
0
…continued
This register (see
The bits of the USB Interrupt Latch register are automatically set by the ISP1504 when an
unmasked change occurs on the corresponding interrupt source signal. The ISP1504 will
automatically clear all bits when the link reads this register, or when the PHY enters
low-power mode.
Remark: It is optional for the link to read this register when the clock is running because
all signal information will automatically be sent to the link through the RXCMD byte.
The bit allocation of this register is given in
Description
Session Valid Fall: Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on
SESS_VLD.
V
A_VBUS_VLD.
Host Disconnect Fall: Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on
HOST_DISCON.
reserved
reserved
BUS
R
R
X
Description
reserved
ID Ground: Reflects the current value of the ID detector circuit.
Session End: Reflects the current value of the session end voltage comparator.
Session Valid: Reflects the current value of the session valid voltage comparator.
V
Host Disconnect: Reflects the current value of the host disconnect detector.
6
6
0
Valid Fall: Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on
BUS
Valid: Reflects the current value of the V
Table
X
R
R
5
5
0
Rev. 03 — 7 April 2008
35) indicates the current value of the interrupt source signal.
ID_GND_L
ID_GND
R
R
4
0
4
0
SESS_
SESS_
END_L
Table
END
R
R
3
0
3
0
ISP1504A; ISP1504C
BUS
37.
valid voltage comparator.
VALID_L
SESS_
SESS_
VALID
ULPI HS USB OTG transceiver
R
R
2
0
2
0
VALID_L
VBUS_
VBUS_
VALID
R
R
1
0
1
0
© NXP B.V. 2008. All rights reserved.
DISCON_L
DISCON
HOST_
HOST_
R
R
0
0
0
0
53 of 82

Related parts for ISP1504CBS