XC5VLX85T-1FF1136C Xilinx Inc, XC5VLX85T-1FF1136C Datasheet - Page 338

• Manufacturer Part Number: XC5VLX85T-1FF1136C
• Description: FPGA Virtex®-5 Family 82944 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX85T-1FF1136C

• Package: 1136FCBGA
• Family Name: Virtex®-5
• Device Logic Units: 82944
• Typical Operating Supply Voltage: 1 V
• Maximum Number Of User I/os: 480
• Ram Bits: 3981312
• Number Of Logic Elements/cells: 82944
• Number Of Labs/clbs: 6480
• Total Ram Bits: 3981312
• Number Of I /o: 480
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1136-BBGA, FCBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With: 122-1586 - BOARD EVAL FOR VIRTEX-5 ML555HW-AFX-FF1136-500-G - BOARD DEV VIRTEX 5 FF1136
• Number Of Gates: -
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Chapter 7: SelectIO Logic Resources
338
IDELAYCTRL Primitive
IDELAYCTRL Ports
Figure 7-15
X-Ref Target - Figure 7-15
RST - Reset
The reset input pin (RST) is an active-High asynchronous reset. IDELAYCTRL must be
reset after configuration (and the REFCLK signal has stabilized) to ensure proper
IODELAY operation. A reset pulse width T
must be reset after configuration.
REFCLK - Reference Clock
The reference clock (REFCLK) provides a time reference to IDELAYCTRL to calibrate all
IODELAY modules in the same region. This clock must be driven by a global clock buffer
(BUFGCTRL). REFCLK must be F
(IDELAYCTRL_REF_PRECISION) to guarantee a specified IODELAY resolution
(T
PLL, or from the DCM, and must be routed on a global clock buffer.
RDY - Ready
The ready (RDY) signal indicates when the IODELAY modules in the specific region are
calibrated. The RDY signal is deasserted if REFCLK is held High or Low for one clock
period or more. If RDY is deasserted Low, the IDELAYCTRL module must be reset. The
implementation tools allow RDY to be unconnected/ignored.
timing relationship between RDY and RST.
IDELAYRESOLUTION
shows the IDELAYCTRL primitive.
). REFCLK can be supplied directly from a user-supplied source, the
Figure 7-15: IDELAYCTRL Primitive
www.xilinx.com
IDELAYCTRL_REF
REFCLK
RST
IDELAYCTRL
IDELAYCTRL_RPW
ug190_7_10_041206
RDY
± the specified ppm tolerance
is required. IDELAYCTRL
Figure 7-16
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
illustrates the