XC3S1000-4FGG456C Xilinx Inc, XC3S1000-4FGG456C Datasheet - Page 32
![FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA](/photos/28/18/281856/xc3s1000-4fgg456c_back__sml.jpg)
XC3S1000-4FGG456C
Manufacturer Part Number
XC3S1000-4FGG456C
Description
FPGA Spartan®-3 Family 1M Gates 17280 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet
1.XC3S50-4VQG100C.pdf
(217 pages)
Specifications of XC3S1000-4FGG456C
Package
456FBGA
Family Name
Spartan®-3
Device Logic Units
17280
Device System Gates
1000000
Maximum Internal Frequency
630 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
333
Ram Bits
442368
Number Of Logic Elements/cells
17280
Number Of Labs/clbs
1920
Total Ram Bits
442368
Number Of I /o
333
Number Of Gates
1000000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
456-BBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
122-1502 - KIT STARTER SPARTAN-3 PCI-E
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1333
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S1000-4FGG456C
Manufacturer:
XILINX
Quantity:
319
Company:
Part Number:
XC3S1000-4FGG456C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S1000-4FGG456C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Spartan-3 FPGA Family: Functional Description
The
Delay-Locked Loop (DLL), the Digital Frequency Synthe-
sizer (DFS), the Phase Shifter (PS), and the Status Logic.
Each component has its associated signals, as shown in
Figure
32
54
DCM
17.
has
four
CLKFB
PSINCDEC
CLKIN
RST
PSCLK
CLKFB
CLKIN
PSEN
functional
RST
Figure 17: DCM Functional Blocks and Associated Signals
Figure 18: Simplified Functional Diagram of DLL
Delay
1
components:
DLL
Delay
2
Shifter
Status
DCM
Phase
Logic
Detection
Control
Phase
www.xilinx.com
the
DFS
Delay
n-1
Delay-Locked Loop (DLL)
The most basic function of the DLL component is to elimi-
nate clock skew. The main signal path of the DLL consists of
an input stage, followed by a series of discrete delay ele-
ments or taps, which in turn leads to an output stage. This
path together with logic for phase detection and control
forms a system complete with feedback as shown in
Figure
8
CLK90
CLK180
CLK270
CLK2X
CLK2X180
CLKDV
PSDONE
CLK0
CLKFX
CLKFX180
LOCKED
STATUS [7:0]
Delay
18.
n
Distribution
Delay
Clock
DS099-2_08_041103
DS099-2_07_040103
CLK0
CLK90
CLK180
CLK270
CLK2X
CLK2X180
CLKDV
LOCKED
DS099-2 (v2.5) December 4, 2009
Product Specification
R