XC2V80-4FG256C Xilinx Inc, XC2V80-4FG256C Datasheet - Page 88

no-image

XC2V80-4FG256C

Manufacturer Part Number
XC2V80-4FG256C
Description
FPGA Virtex-II™ Family 80K Gates 1152 Cells 650MHz 0.15um/0.12um (CMOS) Technology 1.5V 256-Pin FBGA
Manufacturer
Xilinx Inc
Datasheet

Specifications of XC2V80-4FG256C

Package
256FBGA
Family Name
Virtex-II™
Device Logic Units
1152
Device System Gates
80000
Number Of Registers
1024
Maximum Internal Frequency
650 MHz
Typical Operating Supply Voltage
1.5 V
Maximum Number Of User I/os
120
Ram Bits
147456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2V80-4FG256C
Manufacturer:
XILINX
Quantity:
42
Part Number:
XC2V80-4FG256C
Manufacturer:
XILINX
0
Part Number:
XC2V80-4FG256C
Manufacturer:
ALTERA
0
Part Number:
XC2V80-4FG256C
Manufacturer:
XILINX
Quantity:
130
Part Number:
XC2V80-4FG256C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
XC2V80-4FG256C
Quantity:
27
Table 47: Sample Window
Table 48: Pin-to-Pin Setup/Hold: Source-Synchronous Configuration
DS031-3 (v3.5) November 5, 2007
Product Specification
Notes:
1. This parameter indicates the total sampling error of Virtex-II DDR input registers across voltage, temperature, and process. The
Notes:
1. IFF = Input Flip-Flop
2. The timing values were measured using the fine-phase adjustment feature of the DCM.
3. The worst-case duty-cycle distortion and DCM jitter on CLK0 and CLK180 is included in these measurements.
Sampling Error at Receiver Pins
Data Input Set-Up and Hold Times Relative to a Forwarded
Clock Input Pin, Using DCM and Global Clock Buffer.
For situations where clock and data inputs conform to
different standards, adjust the setup and hold values
accordingly using the values shown in
Characteristics Standard Adjustments, page
No Delay
Global Clock and IFF with DCM
characterization methodology uses the DCM to capture the DDR input registers’ edges of operation. These measurements include:
- CLK0 and CLK180 DCM jitter
- Worst-case Duty-Cycle Distortion - T
- DCM accuracy (phase offset)
- DCM phase shift resolution.
These measurements do not include package or clock tree skew.
Description
R
Description
(1)
IOB Input Switching
DCD_CLK180
11.
Symbol
T
SAMP
www.xilinx.com
Symbol
T
T
PSDCM
Virtex-II Platform FPGAs: DC and Switching Characteristics
PHDCM
XC2V1000
XC2V1500
XC2V2000
XC2V3000
XC2V4000
XC2V6000
XC2V8000
XC2V250
XC2V500
XC2V40
XC2V80
Device
/
XC2V1000
XC2V1500
XC2V2000
XC2V3000
XC2V4000
XC2V6000
XC2V8000
XC2V250
XC2V500
XC2V40
XC2V80
Device
500
500
500
500
500
500
500
500
500
500
-6
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
-6
Speed Grade
Speed Grade
500
500
500
500
500
500
500
500
500
500
500
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.6
0.2/0.6
0.2/0.6
-5
-5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.5
0.2/0.6
0.2/0.6
0.2/0.6
0.2/0.7
550
550
550
550
550
550
550
550
550
550
550
-4
-4
Module 3 of 4
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
40

Related parts for XC2V80-4FG256C