LCMXO1200C-3TN144C LATTICE SEMICONDUCTOR, LCMXO1200C-3TN144C Datasheet - Page 94

• Manufacturer Part Number: LCMXO1200C-3TN144C
• Description: CPLD MachXO Family 600 Macro Cells 1.8V/2.5V/3.3V 144-Pin TQFP Tray
• Manufacturer: LATTICE SEMICONDUCTOR

Specifications of LCMXO1200C-3TN144C

• Package: 144TQFP
• Family Name: MachXO
• Number Of Macro Cells: 600
• Maximum Propagation Delay Time: 5.1 ns
• Number Of User I/os: 113
• Typical Operating Supply Voltage: 1.8|2.5|3.3 V
• Ram Bits: 9420.8
• Memory Type: SRAM
• Operating Temperature: 0 to 85 °C

www.latticesemi.com
© 2009 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
July 2010
Revision History
November 2005
December 2005
February 2005
October 2005
April 2006
Date
Version
01.0
01.1
01.2
01.3
02.0
Ordering Information
Ordering Information
Pinout Information
Pinout Information
DC and Switching
DC and Switching
Characteristics
Characteristics
Supplemental
Architecture
Architecture
Introduction
Introduction
Information
Section
—
Initial release.
Distributed RAM information in family table updated. Added footnote 1 -
fpBGA packaging to the family selection guide.
sysIO Buffer section updated.
Hot Socketing section updated.
Sleep Mode section updated.
SLEEP Pin Characteristics section updated.
Oscillator section updated.
Security section updated.
Recommended Operating Conditions table updated.
DC Electrical Characteristics table updated.
Supply Current (Sleep Mode) table added with LCMXO256/640 data.
Supply Current (Standby) table updated with LCMXO256/640 data.
Initialization Supply Current table updated with LCMXO256/640 data.
Programming and Erase Flash Supply Current table updated with
LCMXO256/640 data.
Register-to-Register Performance table updated (rev. A 0.16).
External Switching Characteristics table updated (rev. A 0.16).
Internal Timing Parameter table updated (rev. A 0.16).
Family Timing Adders updated (rev. A 0.16).
sysCLOCK Timingupdated (rev. A 0.16).
MachXO "C" Sleep Mode Timing updated (A 0.16).
JTAG Port Timing Specification updated (rev. A 0.16).
SLEEPIN description updated.
Pin Information Summary updated.
Power Supply and NC Connection table has been updated.
Logic Signal Connection section has been updated to include all
devices/packages.
Part Number Description section has been updated.
Ordering Part Number section has been updated (added LCMXO256C/
LCMXO640C "4W").
MachXO Density Migration Technical Note (TN1097) added.
Added “Power Supply and NC Connections” summary information for
LCMXO1200 and LCMXO2280 in 100 TQFP package.
Supply Current (Standby) table updated with LCMXO1200/2280 data.
Ordering Part Number section updated (added LCMXO2280C "4W").
Introduction paragraphs updated.
Architecture Overview paragraphs updated.
7-1
MachXO Family Data Sheet
Change Summary
Revision History
Data Sheet DS1002