MT48LC2M32B2TG-7 IT:G Micron Technology Inc, MT48LC2M32B2TG-7 IT:G Datasheet - Page 55
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT48LC2M32B2TG-7 IT:G
Manufacturer Part Number
MT48LC2M32B2TG-7 IT:G
Description
DRAM Chip SDRAM 64M-Bit 2Mx32 3.3V 86-Pin TSOP-II Tray
Manufacturer
Micron Technology Inc
Type
SDRAMr
Datasheet
1.MT48LC2M32B2TG-7_ITG.pdf
(69 pages)
Specifications of MT48LC2M32B2TG-7 IT:G
Density
64 Mb
Maximum Clock Rate
143 MHz
Package
86TSOP-II
Address Bus Width
13 Bit
Operating Supply Voltage
3.3 V
Maximum Random Access Time
17|8|5.5 ns
Operating Temperature
-40 to 85 °C
Organization
2Mx32
Address Bus
13b
Access Time (max)
17/8/5.5ns
Operating Supply Voltage (typ)
3.3V
Package Type
TSOP-II
Operating Temp Range
-40C to 85C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
160mA
Pin Count
86
Mounting
Surface Mount
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Not Compliant
Figure 37:
PDF: 09005aef811ce1fe/Source: 09005aef811ce1d5
64MSDRAMx32_2.fm - Rev. J 12/08 EN
COMMAND
Self Refresh Mode
BA0, BA1
DQM0–3
A0–A9
CKE
A10
Notes:
CLK
DQ
High-Z
Precharge all
t CKS
active banks
t CMS
t
SINGLE BANK
AS
PRECHARGE
ALL BANKS
BANK(S)
T0
1. Self refresh mode not supported on automotive temperature (AT) devices.
t CKH
t CMH
t
AH
t CK
t RP
T1
NOP
t CH
Enter self refresh mode
t CKS
t CL
REFRESH
CLK stable prior to exiting
AUTO
T2
self refresh mode
> t RAS
55
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
(Restart refresh time base)
Exit self refresh mode
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Tn + 1
t XSR
NOP
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
t CKS
To + 1
To + 2
REFRESH
©2001 Micron Technology, Inc. All rights reserved.
AUTO
DON’T CARE
UNDEFINED
64Mb: x32 SDRAM
Timing Diagrams