MT46V16M16P-5B:K Micron Technology Inc, MT46V16M16P-5B:K Datasheet - Page 23
![DRAM Chip DDR SDRAM 256M-Bit 16Mx16 2.6V 66-Pin TSOP Tray](/photos/31/34/313420/66pin_tsop_sml.jpg)
MT46V16M16P-5B:K
Manufacturer Part Number
MT46V16M16P-5B:K
Description
DRAM Chip DDR SDRAM 256M-Bit 16Mx16 2.6V 66-Pin TSOP Tray
Manufacturer
Micron Technology Inc
Type
DDR SDRAMr
Datasheet
1.MT46V16M16P-5BK.pdf
(93 pages)
Specifications of MT46V16M16P-5B:K
Density
256 Mb
Maximum Clock Rate
400 MHz
Package
66TSOP
Address Bus Width
15 Bit
Operating Supply Voltage
2.6 V
Maximum Random Access Time
0.7 ns
Operating Temperature
0 to 70 °C
Organization
16Mx16
Address Bus
15b
Access Time (max)
700ps
Operating Supply Voltage (typ)
2.6V
Package Type
TSOP
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
2.7V
Operating Supply Voltage (min)
2.5V
Supply Current
260mA
Pin Count
66
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT46V16M16P-5B:K
Manufacturer:
MICRON
Quantity:
6 589
Company:
Part Number:
MT46V16M16P-5B:K
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
MT46V16M16P-5B:K
Manufacturer:
MICRON
Quantity:
7 580
Table 13:
Figure 11:
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
DDR_x4x8x16_Core2.fm - 256Mb DDR: Rev. O, Core DDR: Rev. B 1/09 EN
Parameter/Condition
Clock input mid-point voltage: CK and CK#
Clock input voltage level: CK and CK#
Clock input differential voltage: CK and CK#
Clock input differential voltage: CK and CK#
Clock input crossing point voltage: CK and CK#
–0.30V
2.80V
1.45V
1.25V
1.05V
CK#
CK
Clock Input Operating Conditions
Notes: 1–5, 16, 17, 31 apply to the entire table; Notes appear on page 35;
0°C ≤ T
SSTL_2 Clock Input
X X
Notes:
A
≤ +70°C; V
1.
2.
3. CK and CK# must cross in this region.
4.
5. CK and CK# must have a minimum 700mV peak-to-peak swing.
6. For AC operation, all DC clock requirements must also be satisfied.
7. Numbers in diagram reflect nominal values for all devices other than -5B.
CK or CK# may not be more positive than V
This provides a minimum of 1.15V to a maximum of 1.35V and is always half of V
CK and CK# must meet at least V
DD
Q = +2.5V ±0.2V, V
Symbol
V
DD
V
V
V
V
MP
IN
ID
ID
IX
= +2.5V ±0.2V (V
(
(
(
(
(
AC
DC
DC
AC
DC
)
)
)
)
21
)
X X
ID
(
DC
0.5 × V
)
MIN when static and is centered around V
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Min
1.15
0.36
–0.3
0.7
DD
Electrical Specifications – DC and AC
DD
DD
Q - 0.2
Q + 0.3V or more negative than V
Q = +2.6V ±0.1V, V
256Mb: x4, x8, x16 DDR SDRAM
0.5 × V
V
V
V
DD
DD
DD
Max
1.35
V
Q + 0.3
Q + 0.6
Q + 0.6
DD
Maximum clock level
MP
Minimum clock level 1
Q + 0.2
(
DC
DD
©2003 Micron Technology, Inc. All rights reserved.
)
2 V
= +2.6V ±0.1V for -5B)
IX
(
AC
Units
)
3
V
V
V
V
V
SS
DD
MP
V
- 0.3V.
1
ID
Q.
(
(
DC
DC
)
)
Notes
V
.
4
7, 10
ID
7, 9
10
7
9
(
AC
) 5