74HCT165D NXP Semiconductors, 74HCT165D Datasheet - Page 13

no-image

74HCT165D

Manufacturer Part Number
74HCT165D
Description
Shift Register Single 8-Bit Serial/Parallel to Serial 16-Pin SO Bulk
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74HCT165D

Package
16SO
Logic Function
Shift Register
Logic Family
HCT
Operation Mode
Serial/Parallel to Serial
Direction Type
Uni-Directional
Number Of Element Inputs
9
Number Of Elements Per Chip
1
Typical Operating Supply Voltage
5 V
Operating Temperature
-40 to 125 °C
No. Of Elements
1
Ic Output Type
Standard
Logic Case Style
SOIC
No. Of Pins
16
Supply Voltage Range
4.5V To 5.5V
Operating Temperature Range
-40°C To +125°C
Svhc
No
Logic Type
Shift Register
Shift Register Function
Parallel To Serial
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74HCT165D
Manufacturer:
IR
Quantity:
211 500
Part Number:
74HCT165D
Manufacturer:
PHILIPS
Quantity:
2
Part Number:
74HCT165D
Manufacturer:
NXP
Quantity:
20
Part Number:
74HCT165D
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
74HCT165DB
Quantity:
1 147
Part Number:
74HCT165DT
Manufacturer:
NXP Semiconductors
Quantity:
400
NXP Semiconductors
Table 8.
74HC_HCT165_3
Product data sheet
Type
74HC165
74HCT165
Fig 10. The set-up and hold times from the serial data input (DS) to the clock (CP) and clock enable (CE) inputs,
Fig 11. The set-up and hold times from the data inputs (Dn) to the parallel load input (PL)
(1) CE may change only from HIGH-to-LOW while CP is LOW, see
The shaded areas indicate when the input is permitted to change for predictable output performance
Measurement points are given in
V
from the clock enable input (CE) to the clock input (CP) and from the clock input (CP) to the
clock enable input (CE)
Measurement points are given in
V
OL
OL
Measurement points
and V
and V
OH
OH
are typical voltage output levels that occur with the output load.
are typical voltage output levels that occur with the output load.
Dn input
PL input
CP, CE input
CP, CE input
GND
GND
DS input
V
V
Input
V
V
3 V
I
I
I
CC
GND
GND
GND
V
V
V
Table
Table
V
I
I
I
M
t
su
8.
8.
(1)
V
Rev. 03 — 14 March 2008
M
V
V
t
su
M
M
t
t
h
su
V
t
h
M
V
0.5V
1.3 V
M
Section
CC
1.
V
74HC165; 74HCT165
M
t
W
8-bit parallel-in/serial out shift register
t
su
t
su
V
M
t
t
h
h
mna990
mna991
Output
V
0.5V
1.3 V
M
CC
© NXP B.V. 2008. All rights reserved.
13 of 22