AD7722ASZ Analog Devices Inc, AD7722ASZ Datasheet - Page 10

• Manufacturer Part Number: AD7722ASZ
• Description: ADC Single Delta-Sigma 195KSPS 16-Bit Parallel/Serial 44-Pin MQFP
• Manufacturer: Analog Devices Inc

Specifications of AD7722ASZ

• Package: 44MQFP
• Resolution: 16 Bit
• Sampling Rate: 195 KSPS
• Architecture: Delta-Sigma
• Number Of Analog Inputs: 1
• Digital Interface Type: Parallel|Serial (3-Wire)
• Input Type: Voltage
• Polarity Of Input Voltage: Unipolar|Bipolar
• Number Of Bits: 16
• Sampling Rate (per Second): 220k
• Data Interface: Serial, Parallel
• Number Of Converters: 1
• Power Dissipation (max): 375mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 44-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD7722
Mnemonic
DVAL/RD
CFMT/DRDY
TSI/DB3
DOE/DB4
SFMT/DB5
FSI/DB6
SCO/DB7
SDO/DB8
FSO/DB9
DGND/DB0
DGND/DB1
DGND/DB2
DGND/DB10
DGND/DB11
DGND/DB12
DGND/DB13
DGND/DB14
DGND/DB15
Pin No.
5
4
44
43
42
41
40
38
37
3
2
1
36
35
34
33
32
31
Description
Data Valid Logic Output. A logic high on DVAL indicates that the conversion result in the output
data register is an accurate digital representation of the analog voltage at the input to the - modu-
lator. The DVAL pin is set low for 8,192 CLKIN cycles if the analog input is overranged and after
initiating CAL, SYNC, or RESET.
Serial Clock Format Logic Input. The clock format pin selects whether the serial data, SDO, is valid
on the rising or falling edge of the serial clock, SCO. When CFMT is logic low, SDO is valid on the
falling edge of SCO if SFMT is low; SDO is valid on the rising edge of SCO if SFMT is high. When
CFMT is logic high, SDO is valid on the rising edge of SCO if SFMT is low; SDO is valid on the
falling edge of SCO if SFMT is high.
Time Slot Logic Input. The logic level on TSI sets the active state of the DOE pin. With TSI set
logic high, DOE will enable the SDO output buffer when it is a logic high, and vice versa. TSI is used
when two AD7722s are connected to the same serial data bus. When using a single ADC, connect
TSI to DGND.
Data Output Enable Logic Input. The DOE pin controls the three-state output buffer of the SDO
pin. The active state of DOE is determined by the logic level on the TSI pin. When the DOE logic
level equals the level on the TSI pin, the serial data output, SDO, is active. Otherwise, SDO will be
high impedance. SDO can be three-state after a serial data transmission by connecting DOE to FSO.
This input is useful when two AD7722s are connected to the same serial data bus. When using a
single ADC, to ensure SDO is active, connect DOE to DGND so that it equals the logic level of TSI.
Serial Data Format Logic Input. The logic level on the SFMT pin selects the format of the FSO
signal. A logic low makes the FSO output a pulse one SCO cycle wide occurring every 32 SCO cycles.
With SFMT set to a logic high, the FSO signal is a frame pulse that is active low for the duration of
the 16 data bit transmission.
Frame Synchronization Logic Input. The FSI input is used to synchronize the AD7722 serial output
data register to an external source. When the falling edge of CLKIN detects a low-to-high transition,
the AD7722 interrupts the current data transmission, reloads the output serial shift register, resets
SCO, and transmits the conversion result. Synchronization starts immediately, and the next 127
conversions are invalid. In serial mode, DVAL remains high. FSI inputs applied synchronous to the
output data rate do not alter the serial data transmission. If FSI is tied to either a logic high or low,
the AD7722 will generate FSO outputs controlled by the logic level on SFMT.
Serial Data Clock Output. The serial clock output is synchronous to the CLKIN signal and has a
frequency one-half the CLKIN frequency. A data transmission frame is 32 SCO cycles long.
Serial Data Output. The serial data is shifted out MSB first, synchronous with the SCO. A serial
data transmission lasts 32 SCO cycles. After the LSB is output, trailing zeros are output for the
remaining 16 SCO cycles.
Frame Sync Output. This output indicates the beginning of a word transmission on the SDO pin.
Depending on the logic level of the SFMT pin, the FSO signal is either a positive pulse approximately
one SCO period wide or a frame pulse, which is active low for the duration of the 16 data bit trans-
mission (see Figure 4).
In serial mode, these pins should be tied to DGND.
SERIAL MODE PIN FUNCTION DESCRIPTIONS
–10–
REV. B