AD5751ACPZ Analog Devices Inc, AD5751ACPZ Datasheet
AD5751ACPZ
Specifications of AD5751ACPZ
Related parts for AD5751ACPZ
AD5751ACPZ Summary of contents
Page 1
FEATURES Current output ranges mA mA ±0.03% FSR typical total unadjusted error (TUE) ±5 ppm/°C typical output drift 2% overrange Voltage output ranges ...
Page 2
AD5751 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Functional Block Diagram .............................................................. 3 Specifications ..................................................................................... 4 Timing Characteristics ................................................................ 7 Absolute Maximum Ratings ............................................................ 9 ESD Caution .................................................................................. 9 Pin ...
Page 3
FUNCTIONAL BLOCK DIAGRAM CLEAR CLRSEL SCLK/OUTEN* SDIN/R0* SYNC/RSET* SDO/VFAULT* HW SELECT VIN VREF RESET FAULT/TEMP* NC/IFAULT* * DENOTES SHARED PIN. SOFTWARE MODE DENOTED BY REGULAR TEXT, HARDWARE MODE DENOTED BY ITALIC TEXT. FOR EXAMPLE, FOR FAULT/TEMP PIN, IN SOFTWARE MODE, ...
Page 4
AD5751 SPECIFICATIONS (± 10 (maximum unless otherwise noted. Table 2. 1 Parameter INPUT VOLTAGE RANGE Input Leakage Current REFERENCE INPUT Reference Input Voltage Input Leakage Current VOLTAGE OUTPUT Output Voltage Ranges ...
Page 5
Parameter Capacitive Load Stability R = ∞ LOAD kΩ LOAD R = ∞ LOAD DC Output Impedance Settling Time Range, ¼ to ¾ Step Range, 40 ...
Page 6
AD5751 1 Parameter 4 Gain TC Full-Scale Error 4 Full-Scale TC OUTPUT CHARACTERISTICS 4 Current Loop Compliance Voltage Resistive Load Inductive Load Settling Time mA, Full-Scale Step 120 μA Step Range ...
Page 7
TIMING CHARACTERISTICS (± 10 (maximum 200 pF, IOUT 300 Ω. All specifications T L LOAD Table Parameter Limit MIN MAX ...
Page 8
AD5751 SCLK t SYNC 11 SDIN SDO Figure 3. Readback Mode Timing Diagram Rev Page 8 of ...
Page 9
ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. Transient currents 100 mA do not cause SCR latch-up. Table 4. Parameter Rating AVDD to GND −0 +58 V DVCC to GND −0 ...
Page 10
AD5751 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Table 5. Pin Function Descriptions Pin No. Mnemonic Description 1 SDO/VFAULT Serial Data Output (SDO). In software mode, this pin is used to clock data from the input shift register in readback mode. Data ...
Page 11
Pin No. Mnemonic Description 10 AD1/R2 Device Addressing Bit (AD1). In software mode, this pin, in conjunction with AD0 and AD2, allows up to eight devices to be addressed on one bus. Range Decode Bit (R2). In hardware mode, this ...
Page 12
TYPICAL PERFORMANCE CHARACTERISTICS 0.010 0.008 0.006 0.004 0.002 0 –0.002 –0.004 –0.006 –0.008 –0.010 V (V) IN Figure 5. Integral Nonlinearity Error vs. V 0.010 RANGE 0V TO 10V RANGE 0.008 0V TO 40V RANGE 0.006 0.004 ...
Page 13
TO 5V RANGE 3 10V RANGE 0V TO 40V RANGE 3.0 2.5 2.0 1.5 1.0 0.5 0 –0.5 –1.0 –1.5 –40 25 TEMPERATURE (°C) Figure 11. Offset Error vs. Temperature 0.010 5V LINEARITY, NO LOAD 10V ...
Page 14
AD5751 –8 – TIME (µs) Figure 17. Full-Scale Negative Step Range –5 –1.0 –0.5 0 0.5 1.0 TIME ...
Page 15
CURRENT OUTPUT 0.005 4mA TO 20mA EXTERNAL R SET 0mA TO 20mA EXTERNAL R 0.004 SET 0mA TO 24mA EXTERNAL R SET 0.003 0.002 0.001 0 –0.001 –0.002 –0.003 –0.004 –0.005 V (V) IN Figure 23. Integral Nonlinearity Error vs. ...
Page 16
AD5751 0.020 4mA TO 20mA EXTERNAL R 0mA TO 20mA EXTERNAL R 0.015 0mA TO 24mA EXTERNAL R 0.010 0.005 0 –0.005 –0.010 4mA TO 20mA EXTERNAL R 0mA TO 20mA EXTERNAL R –0.015 0mA TO 24mA EXTERNAL R –0.020 ...
Page 17
TO 20mA EXTERNAL R 0mA TO 20mA EXTERNAL R 5 0mA TO 24mA EXTERNAL R 0 –40 25 TEMPERATURE (°C) Figure 35. Zero-Scale Error vs. Temperature, External ...
Page 18
AD5751 0.10 4mA TO 20mA EXTERNAL R 0mA TO 20mA EXTERNAL R 0.08 0mA TO 24mA EXTERNAL R 0.06 0.04 0.02 0 –0.02 –0.04 –0.06 –0.08 –0.10 –40 25 TEMPERATURE (°C) Figure 41. Gain Error vs. Temperature, External R 0.10 ...
Page 19
1500 1000 500 0.5 1.0 1.5 2.0 2.5 3.0 3.5 LOGIC LEVEL (V) Figure 47. DI vs. Logic Input Voltage CC 4.10 4.05 4.00 3.95 3.90 3.85 ...
Page 20
AD5751 TERMINOLOGY Total Unadjusted Error (TUE) TUE is a measure of the output error taking all the various errors into account: INL error, offset error, gain error, and output drift over supplies, temperature, and time. TUE is expressed as a ...
Page 21
THEORY OF OPERATION The AD5751 is a single-channel, low cost, precision, voltage/ current output driver with hardware or software programmable output ranges. The software ranges are configured via an SPI-/ MICROWIRE-compatible serial interface. The hardware ranges are programmed using the ...
Page 22
AD5751 SCLK SDI/DIN SDO MCU SYNC1 Figure 51. Typical System Configuration in Hardware Mode Using Internal DAC Reference (Pull-Up Resistors Not Shown for Open-Drain Outputs) Table 6. Suggested Parts for Use with the AD5751 DAC Reference Power AD5660 Internal ADP1720 ...
Page 23
CURRRENT OUTPUT ARCHITECTURE The voltage input from the analog input VIN core ( 4.096 V) is either converted to a current (see Figure 52), which is then mirrored to the supply rail so that the application simply sees ...
Page 24
AD5751 DEFAULT REGISTERS AT POWER-ON The AD5751 power-on-reset circuit ensures that all registers are loaded with zero code. In software SPI mode, the part powers up with all outputs disabled (OUTEN bit = 0). The user must set the OUTEN ...
Page 25
Bit Description R3, R2, R1, R0 Selects the output configuration in conjunction with RSET. RSET ...
Page 26
AD5751 Readback Operation Readback mode is activated by selecting the correct device address (A2, A1, A0) and then setting the R/ W bit default, the SDO pin is disabled. After having addressed the AD5751 for a read ...
Page 27
DETAILED DESCRIPTION OF FEATURES OUTPUT FAULT ALERT—SOFTWARE MODE In software mode, the AD5751 is equipped with one FAULT pin; this is an open-drain output allowing several AD5751 devices to be connected together to one pull-up resistor for global fault detection. ...
Page 28
AD5751 PROGRAMMABLE OVERRANGE MODES The AD5751 contains an overrange mode for most of the available ranges. The overranges are selected by configuring the R3, R1, R1, and R0 bits (or pins) accordingly. In voltage mode, depending on selected range, the ...
Page 29
APPLICATIONS INFORMATION TRANSIENT VOLTAGE PROTECTION The AD5751 contains ESD protection diodes that prevent damage from normal handling. The industrial control environment can, however, subject I/O circuits to much higher transients. To protect the AD5751 from excessively high voltage transients, external ...
Page 30
AD5751 LAYOUT GUIDELINES In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The PCB on which the AD5751 is mounted should be designed so that the ...
Page 31
... INDICATOR 12° MAX 1.00 0.85 0.80 SEATING PLANE ORDERING GUIDE 1 Model Temperature Range AD5751ACPZ −40°C to +105°C AD5751ACPZ-REEL7 −40°C to +105°C AD5751BCPZ −40°C to +105°C AD5751BCPZ-REEL7 −40°C to +105° RoHS Compliant Part. 5.00 BSC SQ 0.60 MAX 24 0.50 ...
Page 32
AD5751 NOTES ©2009-2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07269-0-5/10(A) Rev Page ...