STE100P STMicroelectronics, STE100P Datasheet - Page 6

Ethernet ICs Ethernet Controller

STE100P

Manufacturer Part Number
STE100P
Description
Ethernet ICs Ethernet Controller
Manufacturer
STMicroelectronics
Type
Telecom ICr
Datasheet

Specifications of STE100P

Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Product
Ethernet Transceivers
Number Of Transceivers
1
Standard Supported
100Base-TX, 10Base-T
Data Rate
10 Mbps, 100 Mbps
Supply Voltage (max)
3.45 V
Supply Voltage (min)
3.15 V
Supply Current (max)
100 mA
Maximum Operating Temperature
+ 85 C
Package / Case
TQFP-64
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STE100P
Manufacturer:
ST
Quantity:
20 000
Part Number:
STE100P
Quantity:
400
Part Number:
STE100P B2
Manufacturer:
AUK
Quantity:
1 831
Part Number:
STE100P B2
Manufacturer:
ST
0
Part Number:
STE100P B2
Manufacturer:
ST
Quantity:
20 000
Part Number:
STE100P-B2
Manufacturer:
ST
0
Part Number:
STE100P-B2
Manufacturer:
ST
Quantity:
20 000
Part Number:
STE100P-LF
Manufacturer:
AVERLOGIC
Quantity:
306
Part Number:
STE100PB1
Manufacturer:
ST
0
Part Number:
STE100PB2
Manufacturer:
ST
Quantity:
1 045
Part Number:
STE100PB2
Manufacturer:
ST
0
Part Number:
STE100PB2
Manufacturer:
ST
Quantity:
20 000
STE100P
Table 2. Pin Description (continued)
6/31
Digital Power Pins
Analog Power Pins
Pin No.
9, 13, 16, 17, 22
7, 10, 14, 20, 24
5
4
3
2
1
6
39, 45, 62
25, 40, 50
Name
mf0
mf1
mf2
mf3
mf4
fde
Type
I
I
Multi-Function pins. Each mf pin internally drives different configuration
functions. The functions of the five mf inputs are as shown in the table below.
The logic level of mf0-4 will determine the value that the affected bits will have
upon reset of the STE100P. The operating functions of cfg0, cfg1, and fde change
depending on the state of mf0 (Auto-Negotiation enabled or disabled). Table 2
shows the relationship between cfg0, cfg1 and fde.
Full-Duplex Enable.
When A/N is enabled, fde determines full-duplex advertisement capability in
combination with cfg0 and cfg1. (See Table 2)
When A/N is disabled, fde directly affects full-duplex operation and determines
the value of PR0 bit 8 (Full/Half Duplex Mode Select).
When fde is High, full-duplex is enabled and PR0:8 = 1.
When fde is Low, full-duplex is disabled and PR0:8 = 0.
vcce, vcce/i
gnde, gnde/i
vcca
gnda
Description

Related parts for STE100P