COM20019ILJPTR SMSC, COM20019ILJPTR Datasheet
COM20019ILJPTR
Specifications of COM20019ILJPTR
Related parts for COM20019ILJPTR
COM20019ILJPTR Summary of contents
Page 1
... Sequential Access to Internal RAM Software Programmable Node ID COM20019ILJP for 28 pin PLCC package; COM20019I-DZD for 28 pin PLCC lead-free RoHS Compliant package COM20019I-HD for 48 pin TQFP package; COM20019I-HT for 48 pin TQFP lead-free RoHS Compliant package SMSC COM20019I COM20019I Cost Competitive ARCNET (ANSI 878.1) ...
Page 2
... Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC’s website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems Corporation (“ ...
Page 3
... Transmit Sequence .............................................................................................................................37 6.4.3 Receive Sequence ..............................................................................................................................38 6.5 COMMAND CHAINING..............................................................................................................................39 6.5.1 Transmit Command Chaining .............................................................................................................40 6.5.2 Receive Command Chaining ..............................................................................................................40 6.6 RESET DETAILS .......................................................................................................................................41 6.6.1 Internal Reset Logic ............................................................................................................................41 6.7 INITIALIZATION SEQUENCE ....................................................................................................................41 6.7.1 Bus Determination...............................................................................................................................41 6.8 IMPROVED DIAGNOSTICS ......................................................................................................................42 6.8.1 Normal Results:...................................................................................................................................43 SMSC COM20019I Page 3 DATASHEET Rev. 09-25-07 ...
Page 4
... Table 6.6 - Address Pointer High Register ....................................................................................................................30 Table 6.7 - Address Pointer Low Register.....................................................................................................................30 Table 6.8 - Sub Address Register .................................................................................................................................31 Table 6.9 - Configuration Register ................................................................................................................................31 Table 6.10 - Setup 1 Register .......................................................................................................................................32 Table 6.11 - Setup 2 Register .......................................................................................................................................33 Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Page 4 DATASHEET SMSC COM20019I ...
Page 5
... Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Chapter 1 GENERAL DESCRIPTION SMSC's COM20019I is a member of the family of Embedded ARCNET Controllers from Standard Microsystems Corporation. The device is a general purpose communications controller for networking microcontrollers and intelligent peripherals in industrial, automotive, and embedded control environments using an ARCNET protocol engine ...
Page 6
... AD0 14 XTAL2 5 13 XTAL1 PACKAGE TYPE Plastic, LJP = PLCC TEMP RANGE: (Blank) = Commercial: 0°C to +70° Industrial: -40°C to +85°C DEVICE TYPE: 20019 = Universal Local Area Network Controller (with RAM) Page 6 DATASHEET nPULSE 1 17 XTAL2 16 XTAL1 15 VDD 14 VSS 13 N SMSC COM20019I ...
Page 7
... Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM AD0 1 AD1 2 N/C 3 AD2 4 N/C 5 VSS VDD VSS SMSC COM20019I COM20019I 48 PIN TQFP Page 7 DATASHEET 36 nCS 35 VDD 34 nINTR 33 N/C 32 VDD 31 nRESET 30 VSS 29 nTXEN 28 RXIN 27 N/C 26 BUSTMG 25 nPULSE2 Rev. 09-25-07 ...
Page 8
... Input. This active low signal executes a hardware reset. nINTR Output. This active low signal is generated by the COM20019I when an enabled interrupt condition occurs. nCS Input. This active low signal selects the COM20019I for an access. Page 8 DATASHEET SMSC COM20019I ...
Page 9
... Crystal Oscillator 15,28 Power Supply 7,14,22 Ground SMSC COM20019I SYMBOL DESCRIPTION TRANSMISSION MEDIA INTERFACE nPULSE2, Output (nPULSE1), Input/Output (nPULSE2). In Normal Mode, these active low signals carry nPULSE1 the transmit data information, encoded in pulse format, as DIPULSE waveform. When the ...
Page 10
... Token CRC No OK? Increment Y N Activity NID for 597.6 us? LENGTH OK? DID =0? N DID =ID? Y SEND ACK Figure 3.1 - COM20019I OPERATION Page 10 DATASHEET Activity for 656 uS Set NID=ID N Broadcast Enabled? Start Timer: Y T=(255-ID 1.168 mS Activity Y On Line T= Set RI N SMSC COM20019I ...
Page 11
... COM20019I starts an internal timeout equal to 1.168mS times the quantity 255 minus its own ID. The COM20019I starts network reconfiguration by sending an invitation to transmit first to itself and then to all other nodes by decrementing the destination Node ID. If the timeout expires with no line SMSC COM20019I CLOCK DATA RATE Div ...
Page 12
... All other nodes on the network must distinguish between this operation and an entirely idle line. During NETWORK RECONFIGURATION, activity will appear on the line every 656 μS. Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Page 12 DATASHEET During NETWORK The round trip SMSC COM20019I ...
Page 13
... A Free Buffer Enquiry is used to ask another node able to accept a packet of data sent by the following sequence: An ALERT BURST An ENQ (ENQuiry: ASCII code 85H) Two (repeated) DID (Destination ID) characters 4.6.3 Data Packets A Data Packet consists of the actual data being sent to another node sent by the following sequence: SMSC COM20019I ALERT EOT DID BURST ALERT ENQ DID ...
Page 14
... A Negative Acknowledgement is used as a negative response to FREE BUFFER ENQUIRIES and is sent by the following sequence: An ALERT BURST A NAK (Negative Acknowledgement--ASCII code 15H) character Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM DID DID COUNT data ALERT BURST ACK ALERT BURST NAK Page 14 DATASHEET data CRC CRC SMSC COM20019I ...
Page 15
... RAM. During a write operation, the data is stored in the data register and then written into memory. Whenever the pointer is loaded for reads with a new value, data is immediately prefetched to prepare for the first read operation. SMSC COM20019I Page 15 DATASHEET The Rev ...
Page 16
... GND nINTR Differential Driver Configuration * XTAL1 XTAL2 A0/nMUX MHz XTAL +5V RXIN 100 Ohm nPULSE1 NOTE: COM20019 must be in backplane mode FIGURE B Page 16 DATASHEET 75176B or Equiv. Media Interface may be replaced with Figure +5V 2 Receiver 6 HFD3212-002 7 Transmitter HFE4211-014 3 + Fiber Interface (ST Connectors) SMSC COM20019I ...
Page 17
... Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM XTAL1 XTAL2 D0- nRES nIOS R/nW nIRQ1 6801 Figure 5.2 - NON-MULTIPLEXED, 6801-LIKE BUS INTERFACE WITH RS-485 INTERFACE SMSC COM20019I COM20019I D0-D7 A0/nMU RXIN A1 A2/BAL TXEN nCS nPULSE nRESE nPULSE nRD/nD GND nWR/nDI nINTR ...
Page 18
... The RBUSTMG bit was added to Disable/Enable the High Speed CPU Read function defined as: RBUSTMG=0, Disabled (Default); RBUSTMG=1, Enabled. Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM VALID VALID Page 18 DATASHEET SMSC COM20019I ...
Page 19
... Note 5.1) The user may interface to the cable of choice in one of three ways: Note 5.1 Please refer to TN7-5 – Cabling Guidelines for the COM20020 ULANC, available from SMSC, for recommended cabling distance, termination, and node count for ARCNET nodes. 5.2.1 ...
Page 20
... Backplane Mode operation. The nPULSE2 pin should remain grounded at all times if an active high polarity is desired. Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM +VCC +VCC RBIAS RBIAS COM20019I COM20019I Page 20 DATASHEET RT +VCC RBIAS coupled The polarity SMSC COM20019I ...
Page 21
... ADDRESS DECODING CIRCUITRY AD0-AD2, D3-D7 STATUS/ nINTR COMMAND REGISTER RESET nRESET LOGIC nRD/nDS nWR/DIR BUS ARBITRATION nCS CIRCUITRY Figure 5.5 SMSC COM20019I RAM MICRO- SEQUENCER AND WORKING REGISTERS OSCILLATOR NODE ID RECONFIGURATION LOGIC TIMER - INTERNAL BLOCK DIAGRAM Page 21 DATASHEET ADDITIONAL REGISTERS nPULSE1 ...
Page 22
... Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Table 5.1 - Typical Media NOMINAL ATTENUATION PER 1000 FT. IMPEDANCE 93Ω 75Ω 75Ω 150Ω 100Ω 105Ω Page 22 DATASHEET AT 5 MHZ 5.5dB 7.0dB 5.5dB 7.0dB 17.9dB 16.0dB SMSC COM20019I ...
Page 23
... X X CONFIG- RESET CCHEN URATION TENTID TID7 TID6 NODE ID NID7 NID6 SETUP1 P1 FOUR MODE NAKS NEXT ID NXT ID7 NXT ID6 SETUP2 RBUS- X TMG SMSC COM20019I Table 6.1 - Read Register Summary READ X/TA POR TEST TOKEN RCV- EXC- ACT NAK TXEN ET1 ...
Page 24
... COMMAND A9 A8 ADDRESS PTR HIGH A1 A0 ADDRESS PTR LOW D1 D0 DATA SUBADR SUB- SUB- AD1 AD0 SUB- SUB- CONFIG- AD1 AD0 URATION TID1 TID0 TENTID NID1 NID0 NODEID SETUP1 CKP1 SLOW- ARB 0 0 TEST RCN- RCN- SETUP2 TM1 TM0 SMSC COM20019I ...
Page 25
... The COM20019I Status Register is an 8-bit read-only register. All of the bits, except for bits 5 and 6, are software compatible with previous SMSC ARCNET devices. In previous SMSC ARCNET devices the Extended Timeout status was provided in bits 5 and 6 of the Status Register. In the COM20019I, the COM20020, the COM90C66, and the COM90C165, COM20020-5, COM20051 and COM20051+ these bits exist in and are controlled by the Configuration Register ...
Page 26
... The data rate may be slowed to 156.25Kbps and/or the arbitration speed may be slowed by a factor of two. The Setup 1 Register defaults to the value 0000 0000 upon hardware reset only. Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Page 26 DATASHEET Any SMSC COM20019I ...
Page 27
... BIT BIT NAME SYMBOL 7 Receiver RI Inhibited 6,5 (Reserved) 4 Power On Reset POR 3 Test TEST SMSC COM20019I If this bit is reset, the line has to be idle for the RAM RCNTM0 TIME-OUT PERIOD 840 mS 1 420 mS* Table 6.3 - Status Register DESCRIPTION This bit, if high, indicates that the receiver is not enabled because either an " ...
Page 28
... Enquiry. This bit is cleared upon the "POR Clear Flags" command. Reading the Diagnostic Status Register does not clear this bit. This bit, when set, will cause an interrupt if the corresponding bit in the IMR is also set. Refer to the Improved Diagnostics section for further detail. Page 28 DATASHEET SMSC COM20019I ...
Page 29
... Page fnn 00fn n011 Enable Transmit from Page fnn SMSC COM20019I DESCRIPTION This bit, if high, indicates that a response to a token whose DID matches the value in the Tentative ID Register has occurred. The second DID and the trailing zero's are not checked. Since ...
Page 30
... These bits are undefined. A10-A8 These bits hold the upper three address bits which provide addresses to RAM. Table 6.7 - Address Pointer Low Register SYMBOL DESCRIPTION A7-A0 These bits hold the lower 8 address bits which provide the addresses to RAM. Page 30 DATASHEET SMSC COM20019I ...
Page 31
... CCHEN This bit, if high, enables the Command Chaining operation of the device. Please refer to the Command Chaining section for further details. A low level on this bit ensures software compatibility with previous SMSC ARCNET devices. TXEN When low, this bit disables transmissions by keeping nPULSE1, nPULSE2 if in non-Backplane Mode, and nTXEN pin inactive ...
Page 32
... COM20019I is not passing tokens. Defaults low. Page 32 DATASHEET Response Idle Time Reconfig Time (mS) (mS) Time (S) 9.548 10.496 13.44 4.774 5.248 13.44 2.387 2.624 13.44 0.597 0.656 6.72 Register Tentative I Node ID Setup 1 Next ID SMSC COM20019I ...
Page 33
... BIT NAME 7 Read Bus Timing Select 6,5,4 Reserved 3 Enhanced Functions 2 No Synchronous 1,0 Reconfiguration Timer 1, 0 SMSC COM20019I SYMBOL DESCRIPTION CKP3,2,1 These bits are used to determine the data rate of the COM20019I. The following table is for a 20 MHz crystal: CKP3 CKP2 CKP1 ...
Page 34
... Data Register I/O Address 04H D0-D7 Address Pointer Register I/O Address 02H High 11-Bit Counter Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Memory Data Bus 8 I/O Address 03H Low Memory Address Bus 11 Page 34 DATASHEET INTERNAL RAM SMSC COM20019I ...
Page 35
... For systems which do not require quick access time, the arbitration clock may be slowed down by setting bit 0 of the Setup1 Register equal to logic "1". Since the Slow Arbitration feature divides the input clock by two, the duty cycle of the input clock may be relaxed. 6.4 SOFTWARE INTERFACE SMSC COM20019I SEQUENTIAL ACCESS OPERATION Page 35 DATASHEET The ...
Page 36
... Command Chaining only requires two pages for transmit and two for receive (in this case, a total of four 256 byte pages, leaving 1K free). The general rule which may be applied to determine where in RAM a page begins is as follows: Address = (nn x 512 256). Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Page 36 DATASHEET The SMSC COM20019I ...
Page 37
... A minimum value of 257 exists on a long packet so that the COUNT is expressible in eight bits. This leaves three exception packet lengths which do not fit into either a short or long packet; packet lengths of 254, 255, or 256 bytes. If packets of these SMSC COM20019I ADDRESS SID ...
Page 38
... Receive to Page fnn" command, which resets the RI bit to logic "0" and selects a new page in the RAM buffer. Again, the appropriate buffer size is specified in the "Define Configuration" Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Page 38 DATASHEET SMSC COM20019I ...
Page 39
... Through the use of a dual two-level FIFO, commands to be transmitted and received, as well as the status bits, are pipelined. In order for the COM20019I to be compatible with previous SMSC ARCNET device drivers, the device defaults to the non-chaining mode. In order to take advantage of the Command Chaining operation, the Command Chaining Mode must be enabled via a logic " ...
Page 40
... After reading the Status Register, the "Clear Receive Interrupt" command should be issued, thus resetting the TRI bit and clearing the interrupt. Note that only the "Clear Receive Interrupt" command will clear the Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Page 40 DATASHEET This The COM20019I guarantees a SMSC COM20019I ...
Page 41
... Bus Determination Writing to and reading from an odd address location from the COM20019I's address space causes the COM20019I to determine the appropriate bus interface. When the COM20019I is powered on the internal SMSC COM20019I This pulse width is used by the internal digital filter, which XTL. Page 41 DATASHEET Rev ...
Page 42
... Register to qualify events. Different combinations of the RCVACT, TOKEN, and TXEN bits, as shown indicate different situations: Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Once a value is placed in the Tentative ID Register, the Reading the Diagnostic Status Register resets the MYRECON bit. Page 42 DATASHEET SMSC COM20019I ...
Page 43
... The oscillation frequency range is from 10 MHz to 20 MHz. The crystal must have an accuracy of 0.010% or better when the internal clock multiplier is turned on. The oscillation frequency must be 20MHz when the internal clock multiplier is turned on. SMSC COM20019I Page 43 DATASHEET Rev. 09-25-07 ...
Page 44
... The user may attach an external TTL clock, rather than a crystal, to the XTAL1 signal. In this case, a 390Ω pull-up resistor is required on XTAL1, while XTAL2 should be left unconnected. Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Page 44 DATASHEET SMSC COM20019I ...
Page 45
... A PARAMETER Low Input Voltage 1 (All inputs except A2, XTAL1, nRESET, nRD, nWR, and RXIN) High Input Voltage 1 (All inputs except A2, XTAL1, nRESET, nRD, nWR, and RXIN) Low Input Voltage 2 (XTAL1) High Input Voltage 2 (XTAL1) SMSC COM20019I COM20019II SYMBOL MIN TYP MAX V 0.8 ...
Page 46
... Schmitt Trigger, All Values =4mA SINK V I =-2mA SOURCE I =-200µA SOURCE V I =16mA SINK V I =-12mA SOURCE V I =24mA SINK V I =-10mA SOURCE V I =48mA SINK Open Drain Driver mA 312.5 Kbps All Outputs Open µA V =0.0V IN µA V < V < SMSC COM20019I ...
Page 47
... Inputs are driven at 2.4V for logic "1" and 0.4 V for logic "0" except XTAL1 pin. Outputs are measured at 2.0V min. for logic "1" and 0.8V max. for logic "0". SMSC COM20019I = 1MHz 0V MIN TYP MAX C 5.0 ...
Page 48
... Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM VALID DATA VALID t1 t2 t12 t11 t6 t13 t5 t9 MUST BE: RBUSTMG bit = 0 Parameter 4T if SLOW ARB = 0 opr if SLOW ARB = 1 from the trailing edge of nDS to ARB Page 48 DATASHEET t7 t14 Note 2 t8 t10 min max units ARB SMSC COM20019I ...
Page 49
... Data Register requires a minimum of 5T leading edge of the next nRD. Note 3: Read cycle for Address Pointer Low/High Registers occurring after a write to Data Register requires a minimum of 5T leading edge of nRD. Figure 8.2 - MULTIPLEXED BUS, 80XX-LIKE CONTROL SIGNALS; READ CYCLE SMSC COM20019I VALID DATA VALID t1 t2 ...
Page 50
... Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM VALID DATA VALID t1 t2 t12 t5 t6 t13 t9 Parameter min Next )** * 4T ARB SLOW ARB = 0 opr from the trailing edge of nDS to the leading edge of the ARB from the trailing edge of nDS to ARB Page 50 DATASHEET t7 Note 2 t8** t8 t14 t10 max units SMSC COM20019I ...
Page 51
... Register requires a minimum of 5T leading edge of the next nWR. Note 3: Write cycle for Address Pointer Low Register occurring after a read from Data Register requires a minimum of 5T leading edge of nWR. Figure 8.4 - MULTIPLEXED BUS, 80XX-LIKE CONTROL SIGNALS; WRITE CYCLE SMSC COM20019I VALID VALID DATA t1 t2 ...
Page 52
... VALID DATA CASE 1: RBUSTMG bit = 0 min Parameter 4T to nRD Low if SLOW ARB = 0 opr if SLOW ARB = 1 opr from the trailing edge of nRD to the ARB from the trailing edge of nWR to the ARB Page 52 DATASHEET Note 2 t7 max units 5 ARB nS 40 SMSC COM20019I ...
Page 53
... Data Register requires a minimum of 5T leading edge of the next nRD. Note 3: Read cycle for Address Pointer Low/High Registers occurring after a write to Data Register requires a minimum of 5T leading edge of nRD. Figure 8.6 - NON-MULTIPLEXED BUS, 80XX-LIKE CONTROL SIGNALS; READ CYCLE SMSC COM20019I VALID t1 t3 Note 3 t5 ...
Page 54
... Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM VALID t10 t8 CASE 1: RBUSTMG bit = 0 Parameter if SLOW ARB = 0 opr if SLOW ARB = 1 opr from the trailing edge of nDS to ARB Page 54 DATASHEET t11 Note 2 t9 VALID DATA min max units 5 ARB SMSC COM20019I ...
Page 55
... COM20019 cycles. Note 2: Read cycle for Address Pointer Low/High Registers occurring after an access to Data Register requires a minimum of 5T the leading edge of the next nDS. Figure 8.8 - NON-MULTIPLEXED BUS, 68XX-LIKE CONTROL SIGNALS; READ CYCLE SMSC COM20019I VALID t10 ...
Page 56
... Note 3 t8 t10 t6 VALID DATA min Next )** 4T ARB 30*** SLOW ARB = 0 opr from the trailing edge of nWR to the leading edge ARB from the trailing edge of nWR to the ARB from the trailing edge of nRD to the ARB Page 56 DATASHEET Note 2 t5** t7 max units SMSC COM20019I ...
Page 57
... Write cycle for Address Pointer Low Registers occurring after an access to Data Register requires a minimum of 5T the leading edge of the next nDS. Figure 8.10 - NON-MULTIPLEXED BUS, 68XX-LIKE CONTROL SIGNALS; WRITE CYCLE SMSC COM20019I VALID t3 t5 t10 t8 VALID DATA ...
Page 58
... Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM t10 t12 t11 Parameter Page 58 DATASHEET t13 t8 LAST BIT (3200 nS BIT TIME) min typ max units - 1600* nS 3200 800* nS 800* nS 1600 -25 5500 5700 nS 3900 4100 nS 10 1600* nS 3200 SMSC COM20019I ...
Page 59
... High to Next nINTR Low Note period of external XTAL oscillation frequency. XTL Note**: T is period of Data Rate (i.e. at 312.5 Kbps Note***: When the power is turned on measured from stable XTAL oscillation after V DD Figure 8.13 - RESET AND INTERRUPT TIMING SMSC COM20019I t2 1.0V min -200 t2 min ...
Page 60
... Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM PIN 28L .160-.180 A .090-.120 .013-.021 .026-.032 B 1 .020-.045 C D .485-.495 .450-.456 .390-.430 D 3 .300 .050 BSC F .042-.056 G .042-.048 J .000-.020 R .025-.045 Page 60 DATASHEET SMSC COM20019I ...
Page 61
... E1 6.90 H 0. 0.50 Basic θ 0.17 R1 0.08 R2 0.08 ccc ~ ccc ~ Note 1: Controlling Unit: millimeter SMSC COM20019I MAX ~ 1.6 0.10 0.15 1.40 1.45 9.00 9.20 1 4.50 4. Span Measure from Centerline 2 7.00 7.10 9.00 9.10 1 4.50 4. Span Measure from Centerline 2 7.00 7 ...
Page 62
... Setting the EF bit will change the minimum disable time to always be more than 200 nS. This is done by changing the clock which is supplied to the Interrupt Disable logic. The frequency of this clock is always less than 20MHz . B) Synchronize the Pre-Scalar Output Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Page 62 DATASHEET SMSC COM20019I ...
Page 63
... TA/RI bit, instead of at the start of the pulse. This is illustrated in Figure 10.1. EF=0 TA/RI bit Setting Pulse nINTR pin EF=1 TA/RI bit Setting Pulse nINTR pin Figure 10.1 - EFFECT OF THE EB BIT ON THE TA/RI BIT SMSC COM20019I Tx/Rx completed prohibition period Tx/Rx completed Page 63 DATASHEET Rev. 09-25-07 ...
Page 64
... This is resolved by changing the logic to reset the Mask register both by the hard reset and by the soft reset. The soft reset is activated by the Node-ID register going to 00h or by the RESET bit going to High in the Configuration register. This solution is Enabled/Disabled by the EF bit. Rev. 09-25-07 Cost Competitive ARCNET (ANSI 878.1) Controller with On-Chip RAM Page 64 DATASHEET SMSC COM20019I ...
Page 65
... SA15-SA4 P 12 SD7-SD0 A 8 nIOR nIOW SA2-SA0 3 IRQm nIOCS16 DRQn nDACK TC nREFRESH RESETDRV Figure 11.1 - EXAMPLE OF INTERFACE CIRCUIT DIAGRAM TO ISA BUS SMSC COM20019I LS688x2 12 bit Comparators Q I/O Address Seeting (DIP Switches) P=Q 12 LS245 A 16 bit Bus Transceivers DIR 3 Schmitt-Trigger Buffer Page 65 ...