CS8900A-IQ Cirrus Logic Inc, CS8900A-IQ Datasheet - Page 136

no-image

CS8900A-IQ

Manufacturer Part Number
CS8900A-IQ
Description
Ethernet ICs IC 10Mbps Ethernet Controller 5V
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS8900A-IQ

Ethernet Connection Type
10Base- 2, 10Base- 5, 10Base- F, 10Base- T
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Standard Supported
IEEE 802.3
Data Rate
10 Mbps
Maximum Operating Temperature
+ 85 C
Package / Case
LQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS8900A-IQ3
Manufacturer:
CIRRUS
Quantity:
44
Part Number:
CS8900A-IQ3
Manufacturer:
CRYSTAL
Quantity:
20 000
Part Number:
CS8900A-IQ3Z
Manufacturer:
Cirrus Logic Inc
Quantity:
1 852
Part Number:
CS8900A-IQ3Z
Manufacturer:
CIRRUS42
Quantity:
921
Part Number:
CS8900A-IQ3Z
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS8900A-IQ3Z
Manufacturer:
CIRRUS
Quantity:
8 000
Part Number:
CS8900A-IQ3Z
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS8900A-IQ3Z
0
Part Number:
CS8900A-IQ3ZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS8900A-IQ3ZR
0
Part Number:
CS8900A-IQFP
Manufacturer:
TI
Quantity:
2
Part Number:
CS8900A-IQZ
Manufacturer:
XILINX
Quantity:
912
Part Number:
CS8900A-IQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS8900A-IQZ
Manufacturer:
CRYSTAL
Quantity:
20 000
Part Number:
CS8900A-IQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
10.2 Definitions
Cyclic Redundancy Check
Frame Check Sequence
Frame
Individual Address
Inter-Packet Gap
Jabber
Packet
Receive Collision
Signal Quality Error
Slot Time
Transmit Collision
136
The method used to compute the 32-bit frame check sequence (FCS).
The 32-bit field at the end of a frame that contains the result of the cyclic redundancy
check (CRC).
An Ethernet string of data bits that includes the Destination Address (DA), Source
Address (SA), optional length field, Logical Link Control data (LLC data), pad bits (if
needed) and Frame Check Sequence (FCS).
The specific Ethernet address assigned to a device attached to the Ethernet media.
Time interval between packets on the Ethernet. Minimum interval is 9.6 µs.
A condition that results when a Ethernet node transmits longer than between 20 ms
and 150 ms.
An Ethernet string of data bits that includes the Preamble, Start-of-Frame Delimiter
(SFD), Destination Address (DA), Source Address (SA), optional length field, Logical
Link Control data (LLC data), pad bits (if needed) and Frame Check Sequence (FCS).
A packet is a frame plus the Preamble and SFD.
A receive collision occurs when the CI+/CI- inputs are active while a packet is being
received. Applies only to the AUI.
When transmitting on the AUI, the MAC expects to see a collision signal on the
CI+/CI- pair within 64 bit times after the end of a transmission. If no collision occurs,
there is said to be an "SQE error". Applies only to the AUI.
Time required for an Ethernet Frame to cross a maximum length Ethernet network.
One Slot Time equals 512 bit times.
A transmit collision occurs when the receive inputs, RXD+/RXD- (10BASE-T) or
CI+/CI- (AUI) are active while a packet is being transmitted.
CIRRUS LOGIC PRODUCT DATASHEET
Crystal LAN™ Ethernet Controller
CS8900A
DS271F5

Related parts for CS8900A-IQ