LX128EC-5FN208C Lattice, LX128EC-5FN208C Datasheet
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LX128EC-5FN208C
Specifications of LX128EC-5FN208C
Related parts for LX128EC-5FN208C
LX128EC-5FN208C Summary of contents
Page 1
... LX256V-5FN484C LX256B-35F484C LX256B-35FN484C LX256B LX256B-5F484C LX256B-5FN484C 5555 N.E. Moore Ct. Hillsboro, Oregon 97124-6421 Product Status Active / Orderable Discontinued Discontinued Active / Orderable Discontinued Discontinued Active / Orderable Discontinued Phone (503) 268-8000 Internet: http://www.latticesemi.com Reference PCN PCN#09-10 PCN#09-10 PCN#09-10 PCN#09-10 PCN#09-10 FAX (503) 268-8347 ...
Page 2
... LX128EV-5F208C LX128EV LX128EV-5F208I LX128EV-5FN208C LX128EV-5FN208I LX128EB-32F208C LX128EB-32FN208C LX128EB-5F208C LX128EB LX128EB-5F208I LX128EB-5FN208C LX128EB-5FN208I LX128EC-32F208C LX128EC-32FN208C LX128EC-5F208C LX128EC LX128EC-5F208I LX128EC-5FN208C LX128EC-5FN208I LX256EV-35F484C LX256EV-35FN484C LX256EV-5F484C LX256EV LX256EV-5F484I LX256EV-5FN484C LX256EV-5FN484I 5555 N.E. Moore Ct. Hillsboro, Oregon 97124-6421 Product Status Discontinued Active / Orderable Discontinued Discontinued Active / Orderable ...
Page 3
... Product Line Ordering Part Number LX256EB-35F484C LX256EB-35FN484C LX256EB-5F484C LX256EB LX256EB-5F484I LX256EB-5FN484C LX256EB-5FN484I LX256EC-35F484C LX256EC-35FN484C LX256EC-5F484C LX256EC LX256EC-5F484I LX256EC-5FN484C LX256EC-5FN484I 5555 N.E. Moore Ct. Hillsboro, Oregon 97124-6421 Product Status Discontinued Discontinued Phone (503) 268-8000 Internet: http://www.latticesemi.com Reference PCN PCN#09-10 PCN#09-10 FAX (503) 268-8347 ...
Page 4
... I/Os divided by 2. MAX © 2005 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. ...
Page 5
... Block Introduction The ispGDX2™ family is Lattice’s second generation in-system programmable generic digital crosspoint switch for high speed bus switching and interface applications. The ispGDX2 family is available in two options. The standard device supports sysHSI capability for ultra fast serial communications while the lower-cost “ ...
Page 6
... Lattice Semiconductor The sysIO interfaces provide system-level performance and integration. These I/Os support various modes of LVCMOS/LVTTL and support popular high-speed standard interfaces such as GTL+, PCI-X, HSTL, SSTL, LVDS and Bus-LVDS. The sysHSI Blocks further extend this capability by providing high speed serial data transfer capa- bility ...
Page 7
... Lattice Semiconductor MUX and Register Block (MRB) Every MRB Block has a 4:1 MUX (I/O MUX) and a set of three registers which are connected to the I/O buffers, FIFO and sysHSI Blocks. Multiple MRBs can be combined to form large multiplexers as described below. Figure 3 shows the structure of the MRB. ...
Page 8
... Lattice Semiconductor Figure 2. GDX Block GRP 32 bits 4 bits 4 bits 4 bits 4 bits 16 bits 16 bits 16 bits The output register of the MRB has a built-in bi-directional shift register capability. Each output register correspond- ing to MRB “n”, receives data output from its two adjacent MRBs, MRB (n-1) and MRB (n+1), to provide shift regis- ter capability ...
Page 9
... Lattice Semiconductor The four data inputs to the 4:1 MUX come from the GRP. The output of this MUX connects to the output register. A fast feedback path from the MUX to the GRP allows wider MUXes to be built. Table 2 summarizes the various MUX sizes and delay levels. ...
Page 10
... Lattice Semiconductor Figure 4. ispGDX2 Family Control Array 32 Inputs from Control GRP sysIO Banks The inputs and outputs of ispGDX2 devices are divided into eight sysIO banks, where each bank is capable of sup- porting different I/O standards. The number of I/Os per bank is 32, 16 and 8 for the 256-, 128- and 64-I/O devices respectively. Each sysIO bank has its own I/O supply voltage (V bank complete independence from the other banks. Each I/O within a bank can be individually confi ...
Page 11
... Lattice Semiconductor Figure 5. ispGDX2-256 sysIO Banks V CCO5 V REF5 GND V CCO6 V REF6 GND There are three classes of I/O interface standards implemented in the ispGDX2 devices. The first is the non-termi- nated, single-ended interface; it includes the 3.3V LVTTL standard along with the 1.8V, 2.5V and 3.3V LVCMOS interface standards ...
Page 12
... Depending on the driving LVPECL output specification, GDX2 LVPECL input driver may require terminating resistors. 3. For additional information on LVPECL refer to Lattice technical note number TN1000, sysIO Design and Usage Guidelines. The dedicated inputs support a subset of the sysIO standards indicated in Table 4. These inputs are associated with a bank consistent with their location ...
Page 13
... PLL’s VCO circuit. The PLL also has a delay fea- ture that allows the output clock to be advanced or delayed to improve set-up and clock-to-out times for better per- formance. For more information on the PLL, please refer to Lattice technical note number TN1003, sysCLOCK PLL Design and Usage Guidelines . ...
Page 14
... Lattice Semiconductor Figure 7. I/O Pin Connection to the sysCLOCK PLL Input Clock Programmable GCLK_IN (M) Divider + Delay ÷ -------------------- PLL (n) Programmable - Delay Feedback Divider ( PLL_FBK PLL_RST GCLK_IN 1. Some pins are shared. See Logic Signal Connections Table for details. 1 PLL_LOCK CLK_OUT Post-scalar (V) Divider Clock Net ÷ ...
Page 15
... Lattice Semiconductor Figure 8. ispGDX2-64 CLOCK Network sysIO Interface GCLK/CE0 VREF0 CLK_OUT0 GCLK/CE1 VREF1 CLK_OUT2 GCLK/CE2 VREF2 GCLK/CE3 VREF3 Figure 9. ispGDX2-128 CLOCK Network sysIO Interface GCLK/CE0 VREF0 CLK_OUT0 GCLK/CE1 VREF1 CLK_OUT2 GCLK/CE2 VREF2 GCLK/CE3 VREF3 sysCLOCK CLK0 K(0) PLL ( CLK2 K(2) PLL ...
Page 16
... Lattice Semiconductor Figure 10. ispGDX2-256 CLOCK Network sysIO Interface GCLK/CE0 + VREF0 - CLK_OUT0 GCLK/CE1 + - VREF1 CLK_OUT1 GCLK/CE2 + VREF2 - CLK_OUT2 GCLK/CE3 + - VREF3 CLK_OUT3 ispGDX2 Family Data Sheet sysCLOCK CLK0 K(0) PLL (0) CLK1 K(1) PLL (1) CLK2 K(2) PLL (2) CLK3 K(3) PLL (3) 13 Clock Net MRB ...
Page 17
... Lattice Semiconductor Operating Modes All the GDX Blocks in the ispGDX2 family can be programmed in four modes: Basic, FIFO only, SERDES only, and FIFO with SERDES mode. In basic mode, the SERDES and FIFO are disabled and the MUX output of the MRB connects to the output register. Inputs are connected to the GRP via the MRB. ...
Page 18
... FIFO the user’s responsibility to monitor the FULL and EMPTY signals to avoid data underflow/overflow and to take appropriate actions. Figure 13 shows how the FIFO is connected between the I/O banks and the GDX Blocks in FIFO mode. For more information on the FIFO, please refer to Lattice technical note number TN1020, sysHSI Usage Guidelines . ispGDX2 Family Data Sheet 10 ...
Page 19
... Lattice Semiconductor Figure 13. Operation in FIFO Mode GRP GDX Block Input Reg/ Latch Output Reg/ Latch Input Reg/ Latch Input Reg/ Latch Output Reg/ Latch Output Reg/ Latch Notes: 1. For clarity, only a portion of the GDX Block is shown. 2. Some signals share pins. See Logic Signal Connections tables for details. ...
Page 20
... Figure 15 shows the connections of the SERDES block with the FIFO, sysIO block and the MRB. Table 6 provides the descriptions of the SERDES. For more information on the SERDES/CDR, refer to Lattice technical note number TN1020, sysHSI Usage Guide- lines. Table 6. SERDES Signal Descriptions ...
Page 21
... Lattice Semiconductor Figure 14. sysHSI Block with SERDES and FIFO SOUT SIN CSLOCK SS_CLKOUT SS_CLKIN CAL Shared Source Synchronous pins drive multiple sysHSI blocks SOUT SIN Note: Some pins are shared. See Logic Signal Connections table for details sysHSI Block SERDES 10 TXD ...
Page 22
... Lattice Semiconductor Figure 15. Operation in SERDES Only Mode GRP GDX Block Input Reg/ Latch Output Reg/ Latch Input Reg/ Latch Input Reg/ Latch Output Reg/ Latch Output Reg/ Latch Notes: 1. Some pins shared. See Logic Signal Connections table for details. 2. For SERDES only mode programmable bit holds FIFO in reset ...
Page 23
... Lattice Semiconductor Figure 16. Operation in SERDES with FIFO Mode GRP GDX Block Input Reg/ Latch Output Reg/ Latch Input Reg/ Latch Input Reg/ Latch Output Reg/ Latch Output Reg/ Latch FIFO 10 Delay DIN DOUT RCLK RE 10 PT-CLK/CE(0:3) WE GCLK/CE(0:3) WCLK FULL EMPTY FIFORSTb ...
Page 24
... This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM™ System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system ...
Page 25
... Stress above those listed under the Absolute Maximum Ratings may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied (while program- ming, following the programming specifications). 2. Compliance with the Lattice Thermal Management document is required. 3. All voltages referenced to GND. 4. Overshoot and undershoot of - ...
Page 26
... Lattice Semiconductor DC Electrical Characteristics Symbol Parameter Input or I/O Low Leakage Input High Leakage Current IH I I/O Active Pull-up Current PU I I/O Active Pull-down Current PD I Bus Hold Low Sustaining Current V BHLS I Bus Hold High Sustaining Current V BHHS I Bus Hold Low Overdrive Current ...
Page 27
... Lattice Semiconductor sysIO Recommended Operating Conditions Standard Min. LVCMOS 3.3 3.0 LVCMOS 2.5 2.3 2 LVCMOS 1.8 1.65 LVTTL 3.0 PCI 3.3 3.0 PCI-X 3.0 AGP-1X 3.15 SSTL 2 2.3 SSTL 3 3.0 CTT 3.3 3.0 CTT 2.5 2.3 HSTL Class I 1.4 HSTL Class III 1 ...
Page 28
... Lattice Semiconductor sysIO Single Ended DC Electrical Characteristics V IL Input/Output Standard Min (V) Max (V) LVCMOS 3.3 -0.3 0.8 LVTTL -0.3 0.8 LVCMOS 2.5 -0.3 0 LVCMOS 1.8 -0.3 0.68 3 LVCMOS 1.8 -0.3 0.68 4 PCI 3.3 -0.3 1.08 5 PCI -X -0.3 1.26 4 AGP-1X -0.3 1.08 SSTL3 class I -0 ...
Page 29
... Lattice Semiconductor sysIO Differential DC Electrical Characteristics Parameter Symbol Parameter Description LVDS V V Input Voltage INP INM V Differential Input Threshold THD I Input Current IN V Output High Voltage for Output Low Voltage for Output Voltage Differential OD ΔV Change in V Between High and Low — ...
Page 30
... Lattice Semiconductor ispGDX2V/B/C, ispGDX2EV/EB/EC External Switching Characteristics Parameter Description Output Paths t Data From Input Pin to Output Pin PD t Data From Global Select Pin to Output Pin PD_SEL t Global Clock to Output CO t Set-up Time Before Global Clock OPS t Hold Time After Global Clock ...
Page 31
... Lattice Semiconductor ispGDX2V/B/C, ispGDX2EV/EB/EC External Switching Characteristics Parameter Description f Clock Frequency Maximum Toggle MAX (Tog, PLL) (With PLL) Over Recommended Operating Conditions -3 Min. Max. Min. — 360 28 ispGDX2 Family Data Sheet -32 -35 -5 Max. Min. Max. Min. — 330 — 300 — ...
Page 32
... The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing param- eters are tested and guaranteed for every device ...
Page 33
... Lattice Semiconductor Figure 19. ispGDX2 Timing Model Diagram (with sysHSI and FIFO Receive Mode) Serial Data from I/O Cell t In (SIN) HSISIN HSI Controls from I/O Cell t CAL HSICTRLCAL (Control) from I/O Cell Source t (SSCLKIN) HSISSCLKIN Synchronous Clock from I/O Cell Reference Clock ...
Page 34
... Lattice Semiconductor Figure 21. ispGDX2 Timing Model Diagram (in FIFO Only Mode) from I/O Cell (DIN) from I/O Cell (WCLK) from I/O Cell (WE) from I/O Cell (RCLK) from I/O Cell (RE) from I/O Cell (Global RESET) from I/O Cell (I/O RESET) t Data In FIFO FIFODATAIN ...
Page 35
... Lattice Semiconductor Sample External Timing Calculations The following equations illustrate the task of determining the timing through the ispGDX2 family. These are only a sample of equations to calculate the timing through the ispGDX2. Figure 18 shows the specific delay paths and the Internal Timing Parameters table provides the parameter values. ...
Page 36
... Lattice Semiconductor ispGDX2V/B/C, ispGDX2EV/EB/EC Internal Timing Parameters Parameter Description Input/Output Delays Output Buffer Delay t BUF t Global Clock Input Delay CLK_IN t Global Clock Enable Input Delay CLKEN_IN t Output Disable Delay DIS t Output Enable Delay EN t Global Output Enable Path Delay GOE_IN t Input Pin Delay ...
Page 37
... Lattice Semiconductor ispGDX2V/B/C, ispGDX2EV/EB/EC Internal Timing Parameters Parameter Description t Latch Gate to Output Delay OPLGOi t Latch Hold Time OPLHi Latch Propagation Delay (Transparent t OPLPDi Mode) t Latch Setup Time (Global Gate) OPLSi t Latch Setup Time (Product Term Gate) OPLSi_PT t Register Setup Time (Global Clock) ...
Page 38
... Lattice Semiconductor ispGDX2V/B/C, ispGDX2EV/EB/EC Internal Timing Parameters Parameter Description t Latch Setup Time (Global Gate) OELSi t Latch Setup Time (Product Term Gate) OELSi_PT t Register Setup Time (Global Clock) OESi t Register Setup Time (Product Term Clock) OESi_PT t Asynchronous Set/Reset Pulse Width OESRPWi 1. Internal parameters are not tested and are for reference only. Refer to the timing model in this data sheet for details. ...
Page 39
... Lattice Semiconductor ispGDX2V/B/C, ispGDX2EV/EB/EC Timing Adjusters Parameter Optional Adders t Input Delay INDIO Secondary PLL Output t PLL_SEC_DELAY Delay t Output Adjusters IOO Using Slow Slew (LVTTL and Slow Slew LVCMOS Outputs Only) LVTTL_out Using 3.3V TTL Drive Using 1.8V CMOS Standard, LVCMOS_18_4mA_out 4mA Drive Using 1 ...
Page 40
... Lattice Semiconductor ispGDX2V/B/C, ispGDX2EV/EB/EC Timing Adjusters (Continued) Parameter Using LVPECL Differential LVPECL_out Signaling Using Low Voltage Differen- LVDS_out tial Signaling (LVDS) PCI_out Using PCI Standard PCI_X_out Using PCI-X Standard SSTL2_I_out Using SSTL 2.5V, Class I SSTL2_II_out Using SSTL 2.5V, Class II SSTL3_I_out Using SSTL 3.3V, Class I SSTL3_II_out Using SSTL 3 ...
Page 41
... Lattice Semiconductor ispGDX2V/B/C, ispGDX2EV/EB/EC FIFO Internal Timing Parameter Description Routing Delays t FIFO Input Delay FIFODATAIN t FIFO Output to I/O Core Delay FIFODATAOUT t Read Clock Input Delay FIFORCLK t Read Clock Enable Input Delay FIFOREN t Write Clock Input Delay FIFOWCLK t Write Clock Enable Input Delay ...
Page 42
... Lattice Semiconductor sysHSI Block Timing Figure 22 provides a graphical representation of the SERDES receiver input requirements. It provides guidance on a number of input parameters, including signal amplitude and rise time limits, noise and jitter limits, and P and N input skew tolerance. Figure 22. Receive Data Eye Diagram Template (Differential) ...
Page 43
... Lattice Semiconductor LOCKIN Time Symbol Description t CSPLL Lock Time SCLOCK t CDRPLL Lock-in Time CDRLOCK t SyncPat Length SYNC t CAL Duration CAL t SyncPat Set-up Time to CAL SUSYNC t SyncPat Hold Time from CAL HDSYNC 1. REFCLK clock period. REFCLK and SS_CLKIN Timing Symbol Description Frequency Deviation Between TX REFCLK and ...
Page 44
... Lattice Semiconductor Deserializer Timing Symbol Description f SIN Frequency Deviation from REFCLK DSIN eo SIN Eye Opening Tolerance SIN ber Bit Error Rate RXD, SYDT Valid Time Before RECCLK Fall- t HSIOUTVALIDPRE ing Edge RXD, SYDT Valid Time t HSIOUTVALIDPOST After RECCLK Falling Edge Bit 0 of SIN Delay to RXD Valid at RECCLK ...
Page 45
... Lattice Semiconductor Lock-in Timing (Continued) CDR_8B10B LOCK-IN TIMING SI N SYDT RXD(0:9) SYDT Timing SYDT TIMING FOR CDRX_10B12B RECCLK SYDT RXD(0:9) SYDT TIMING FOR CDRX_8B10B RECCLK SYDT RXD(0:9) 240 Idle Pattern(960 TRCP) DATA (SERIAL ) Idle Pattern DATA (PARALLEL) Data0 Data1 Data2 Parallel Data SYNC PATTERN K28 ...
Page 46
... Lattice Semiconductor Serializer Timing 8B/10B SERIALIZER DELAY TIMING TXD REFCLK SOUT SYMBOL N-1 10B/12B SERIALIZER DELAY TIMING TXD REFCLK SOUT SS Mode SERIALIZER DELAY TIMING TXD REFCLK SS_CLKOUT b4 SOUT SYMBOL N-1 INTERNAL TIMING FOR sysHSI BLOCK REFCLK TXD SYMBOL N t COSOUT SYMBOL N ...
Page 47
... Lattice Semiconductor Deserializer Timing 8B/10B DESERIALIZER DELAY TIMING SYMBOL SIN RECCLK RXD 10B/12B DESERIALIZER DELAY TIMING SIN "1" RECCLK RXD SYMBOL N-2 CDRX_SS DESERIALIZER DELAY TIMING SYMBOL SIN RECCLK SYMBOL N-2 RXD INTERNAL TIMING FOR sysHSI BLOCK RECCLK t HSIOUTVALIDPRE SYDT, RXD ...
Page 48
... Lattice Semiconductor sysCLOCK PLL Timing Symbol Parameter t Input clock, high time PWH t Input clock, low time PWL Input Clock, rise and fall time Input clock stability, cycle to cycle (peak) INSTB f M Divider input, frequency range MDIVIN f M Divider output, frequency range ...
Page 49
... Lattice Semiconductor Boundary Scan Timing Specifications Parameter t TCK [BSCAN] clock pulse width BTCP t TCK [BSCAN] clock pulse width high BTCPH t TCK [BSCAN] clock pulse width low BTCPL t TCK [BSCAN] setup time BTS t TCK [BSCAN] hold time BTH t TCK [BSCAN] rise/fall time ...
Page 50
... Lattice Semiconductor Power Consumption I CORE 200 150 100 100 150 200 250 300 MHz Power Estimation Coefficients – Core and PLL Device 3.3 ispGDX2-256 2.5 1 Blank chip background current Reference voltage circuit current per bank REF K : I/O current per input per MHz ...
Page 51
... Lattice Semiconductor Power Consumption (Continued) Power consumption in the ispGDX2 family is the sum of three components CC-TOTAL CORE PLL CORE DC REF IN = Blank chip background current + K * Number of Banks with V REF + (K * Number of inputs + PLL PLL_D PLL_A = [ Number of PLLs used PLLD VCO = [( PLLD PLLA HSI RX TX ...
Page 52
... Lattice Semiconductor Switching Test Conditions Figure 23 shows the output test load used for AC testing. Specific values for resistance, capacitance, voltage and other test conditions are shown in Table 7. Figure 23. Output Test Load, LVTTL and LVCMOS Standards (1.8V) Device Output *C L Table 7. Test Fixture Required Components Test Condition Default LVCMOS 1.8 I/O (L -> ...
Page 53
... Lattice Semiconductor 1 Signal Descriptions Signal Names General Purpose BKx_IOy GCLK/CE0, GCLK/CE1, GCLK/CE2, GCLK/CE3 2 2 SEL0, SEL1, SEL2 , SEL3 2 2 GOE0, GOE1, GOE2 , GOE3 RESETb NC GND CCJ V x CCO V x REF Testing and Programming TMS TCK TDI TDO TOE PLL Functions PLL_FBKz ...
Page 54
... Lattice Semiconductor 1 Signal Descriptions (Continued) Signal Names w HSImA_TXDw, HSImB_ TXD w HSImA_RXDw, HSImB_ RXD Source Synchronous Functions SS_SCLKIN0P, SS_SCLKIN1P SS_SCLKIN0N, SS_SCLKIN1N SS_CLKOUT0N, SS_CLKOUT1P SS_CLKOUT0N, SS_CLKOUT1N CAL and z are variables. 2. Not on ispGDX2-64 ispGDX2-64 Power Supply and NC Connections GND GND 1. All grounds must be electrically connected at the board level. ...
Page 55
... Lattice Semiconductor ispGDX2 Power Supply and NC Connections Signal ispGDX2-128 (208-Ball fpBGA) V B15, C14, R15, B2, C3, P3, R2 N11, T12 CCO0 V L13, M16 CCO1 V E16, F13 CCO2 V A12, D11 CCO3 V A5, D6 CCO4 V E1, F4 CCO5 V L4, M1 CCO6 V N6, T5 CCO7 V P14 CCJ V J1 CCP0 V J16 ...
Page 56
... Lattice Semiconductor ispGDX2-64 Logic Signal Connections sysIO LVDS Signal Name Bank Pair/Polarity GOE0 - - BK0_IO0/PLL_LOCK0 0 0N BK0_IO1 0 0P GND 0 - BK0_IO2 0 1N BK0_IO3 0 1P GND 0 - BK0_IO4/PLL_RST0 0 2N BK0_IO5 0 2P BK0_IO6 0 3N BK0_IO7 0 3P GND 0 - TCK - - RESETb - - BK1_IO0/PLL_FBK0 1 4P BK1_IO1 1 4N BK1_IO2 1 5P BK1_IO3/VREF(0,1) ...
Page 57
... Lattice Semiconductor ispGDX2-64 Logic Signal Connections (Continued) sysIO LVDS Signal Name Bank Pair/Polarity SEL0 - - SEL1 - - BK4_IO0/CLK_OUT2 4 16N BK4_IO1 4 16P GND 4 - BK4_IO2 4 17N BK4_IO3 4 17P GND 4 BK4_IO4 4 18N BK4_IO5 4 18P BK4_IO6 4 19N BK4_IO7 4 19P TMS - TDI - - GND - - TDO - - TOE - - BK5_IO0 5 20P BK5_IO1 ...
Page 58
... Lattice Semiconductor ispGDX2-64 Logic Signal Connections (Continued) sysIO LVDS Signal Name Bank Pair/Polarity GND 7 - BK7_IO6 7 31P BK7_IO7/PLL_LOCK2 7 31N GOE1 The signals in this column route to/from the assigned pins of the associated I/O cell. 2. The signals in this column use the I/O cell receiver signal is present in the I/O cell, the associated pin is available for output only. When transmit data (TXD) is present in the cell, the associated pin is available for input only ...
Page 59
... Lattice Semiconductor ispGDX2-128 Logic Signal Connections sysIO LVDS Signal Name Bank Pair/Polarity TOE - BK0_IO0 0 0N BK0_IO1 0 0P BK0_IO2 / PLL_LOCK2 / 0 1N PLL_RST2 BK0_IO3 0 1P GND 0 BK0_IO4 0 2N BK0_IO5 0 2P BK0_IO6 0 3N BK0_IO7 0 3P BK0_IO8 0 4N BK0_IO9 / PLL_FB2 0 4P BK0_IO10 0 5N BK0_IO11 0 5P ...
Page 60
... Lattice Semiconductor ispGDX2-128 Logic Signal Connections (Continued) sysIO LVDS Signal Name Bank Pair/Polarity BK2_IO3 2 17P GND 2 BK2_IO4 2 18N BK2_IO5 2 18P BK2_IO6 2 19N BK2_IO7 2 19P BK2_IO8 2 20N BK2_IO9 2 20P BK2_IO10 2 21N BK2_IO11 2 21P GND 2 BK2_IO12 2 22N BK2_IO13 2 22P BK2_IO14 2 23N BK2_IO15 / VREF2 ...
Page 61
... Lattice Semiconductor ispGDX2-128 Logic Signal Connections (Continued) sysIO LVDS Signal Name Bank Pair/Polarity BK4_IO8 4 36N BK4_IO9 / PLL_FB0 4 36P BK4_IO10 4 37N BK4_IO11 4 37P GND 4 BK4_IO12 4 38N BK4_IO13 4 38P BK4_IO14 4 39N BK4_IO15 / VREF4 4 39P GOE1 - TMS - GND 5 BK5_IO0 / VREF5 5 40P BK5_IO1 5 40N BK5_IO2 ...
Page 62
... Lattice Semiconductor ispGDX2-128 Logic Signal Connections (Continued) sysIO LVDS Signal Name Bank Pair/Polarity GND 6 BK6_IO12 6 54N BK6_IO13 6 54P BK6_IO14 6 55N BK6_IO15 / VREF6 6 55P TDI - GOE0 - GND 7 BK7_IO0 / VREF7 7 56P BK7_IO1 7 56N BK7_IO2 7 57P BK7_IO3 7 57N BK7_IO4 7 58P BK7_IO5 7 58N BK7_IO6 7 59P ...
Page 63
... Lattice Semiconductor ispGDX2-256 Logic Signal Connections Signal sysIO LVDS Name Bank Pair/Polarity Block MRB BK0_IO0 0 0N BK0_IO1 0 0P BK0_IO2 PLL_LOCK2 BK0_IO3 0 1P GND 0 - BK0_IO4 0 2N BK0_IO5 0 2P BK0_IO6 0 3N BK0_IO7 0 3P BK0_IO8 0 4N BK0_IO9 PLL_FB2 BK0_IO10 0 5N BK0_IO11 0 5P GND 0 - BK0_IO12 ...
Page 64
... Lattice Semiconductor ispGDX2-256 Logic Signal Connections (Continued) Signal sysIO LVDS Name Bank Pair/Polarity Block MRB BK1_IO5 1 18N BK1_IO6 1 19P BK1_IO7 1 19N BK1_IO8 1 20P BK1_IO9 1 20N BK1_IO10/ 1 21P VREF1 BK1_IO11 1 21N GND 1 - BK1_IO12 1 22P BK1_IO13 1 22N BK1_IO14 1 23P BK1_IO15 1 23N BK1_IO16 1 24P ...
Page 65
... Lattice Semiconductor ispGDX2-256 Logic Signal Connections (Continued) Signal sysIO LVDS Name Bank Pair/Polarity Block MRB BK2_IO10 2 37N BK2_IO11 2 37P GND 2 - BK2_IO12 2 38N BK2_IO13 2 38P BK2_IO14 2 39N BK2_IO15 2 39P BK2_IO16 2 40N BK2_IO17 2 40P BK2_IO18 2 41N BK2_IO19 2 41P GND 2 - BK2_IO20/ 2 42N PLL_FB3 BK2_IO21/ ...
Page 66
... Lattice Semiconductor ispGDX2-256 Logic Signal Connections (Continued) Signal sysIO LVDS Name Bank Pair/Polarity Block MRB BK3_IO15 3 55N BK3_IO16 3 56P BK3_IO17 3 56N BK3_IO18 3 57P BK3_IO19 3 57N GND 3 - BK3_IO20 3 58P BK3_IO21 3 58N BK3_IO22 3 59P BK3_IO23 3 59N BK3_IO24 3 60P BK3_IO25 3 60N BK3_IO26 3 61P BK3_IO27 ...
Page 67
... Lattice Semiconductor ispGDX2-256 Logic Signal Connections (Continued) Signal sysIO LVDS Name Bank Pair/Polarity Block MRB BK4_IO21/ 4 74P VREF4 BK4_IO22 4 75N BK4_IO23 4 75P BK4_IO24 4 76N BK4_IO25 4 76P BK4_IO26 4 77N BK4_IO27 4 77P BK4_IO28 4 78N BK4_IO29 4 78P BK4_IO30 4 79N BK4_IO31 4 79P GND 4 GOE1 - TMS ...
Page 68
... Lattice Semiconductor ispGDX2-256 Logic Signal Connections (Continued) Signal sysIO LVDS Name Bank Pair/Polarity Block MRB GND 5 - BK5_IO28 5 94P BK5_IO29 5 94N BK5_IO30 5 95P BK5_IO31/ 5 95N CLK_OUT0 GCLK/CE0 - CLK0P SEL0 - - SEL1 - - GCLK/CE1 - CLK0N BK6_IO0/ 6 96N CLK_OUT1 BK6_IO1 6 96P BK6_IO2 6 97N BK6_IO3 6 97P GND ...
Page 69
... Lattice Semiconductor ispGDX2-256 Logic Signal Connections (Continued) Signal sysIO LVDS Name Bank Pair/Polarity Block MRB GND 6 - TDI - - GOE0 - - GND 7 - BK7_IO0 7 112P BK7_IO1 7 112N BK7_IO2 7 113P BK7_IO3 7 113N BK7_IO4 7 114P BK7_IO5 7 114N BK7_IO6 7 115P BK7_IO7 7 115N BK7_IO8 7 116P BK7_IO9 7 116N BK7_IO10/ 7 117P ...
Page 70
... Lattice Semiconductor ispGDX2-256 Logic Signal Connections (Continued) Signal sysIO LVDS Name Bank Pair/Polarity Block MRB TOE - - 1. The signals in this column route to/from the assigned pins of the associated I/O cell. 2. The signals in this column use the I/O cell receiver signal is present in the I/O cell, the associated pin is available for output only. When transmit data (TXD) is present in the cell, the associated pin is available for input only ...
Page 71
... Lattice Semiconductor Part Number Description LX XXX X X – XX FXXX X Device Family LX Device Number I/Os 128 = 128 I/Os 256 = 256 I/Os sysHSI Support Blank = Supports sysHSI sysHSI support Power Supply Voltage 1.8V Ordering Information Conventional Packaging Family Part Number LX64V-3F100C LX64V ...
Page 72
... LX256EB-35F484C LX256EB LX256EB-5F484C LX64EC-3F100C LX64EC LX64EC-5F100C LX128EC-32F208C LX128EC LX128EC-5F208C Family Part Number LX64EV LX64EV-5F100I LX64EB LX64EB-5F100I LX64EC LX64EC-5F100I LX128EV LX128EV-5F208I LX128EB LX128EB-5F208I LX128EC LX128EC-5F208I LX256EV LX256EV-5F484I LX256EB LX256EB-5F484I LX256EC LX256EC-5F484I “E-Series” Commercial I/Os Voltage 3 3.3 5 128 3.3 3.2 128 3.3 ...
Page 73
... LX256C-35FN484C LX256C LX256C-5FN484C Family Part Number LX64EV-3FN100C LX64EV LX64EV-5FN100C LX64EB-3FN100C LX64EB LX64EB-5FN100C LX64EC-3FN100C LX64EC LX64EC-5FN100C LX128EV-32FN208C LX128EV LX128EV-5FN208C LX128EB-32FN208C LX128EB LX128EB-5FN208C LX128EC-32FN208C LX128EC LX128EC-5FN208C LX256EV-35FN484C LX256EV LX256EV-5FN484C LX256EB-35FN484C LX256EB LX256EB-5FN484C LX256EC-35FN484C LX256EC LX256EC-5FN484C Commercial I/Os Voltage 3.3 3.0 64 3.3 5.0 64 2.5 3 ...
Page 74
... Lattice Semiconductor Family Part Number LX64EV LX64EV-5FN100I LX64EB LX64EB-5FN100I LX64EC LX64EC-5FN100I LX128EV LX128EV-5FN208I LX128EB LX128EB-5FN208I LX128EC LX128EC-5FN208I LX256EV LX256EV-5FN484I LX256EB LX256EB-5FN484I LX256EC LX256EC-5FN484I “E-Series” Industrial I/Os Voltage 3.3 5.0 64 2.5 5.0 64 1.8 5.0 128 3.3 5.0 128 2.5 5.0 128 1 ...
Page 75
... Lattice Semiconductor For Further Information In addition to this data sheet, the following Lattice technical notes may be helpful when designing with the ispGDX2 Family: • sysIO Design and Usage Guidelines (TN1000) • sysCLOCK PLL Design and Usage Guidelines (TN1003) • sysHSI Usage Guide (TN1020) • ...