LAN9220-ABZJ SMSC, LAN9220-ABZJ Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/6/617/smsc_sml.jpg)
LAN9220-ABZJ
Manufacturer Part Number
LAN9220-ABZJ
Description
Ethernet ICs 16Bit Single Chip Ethernet Controller
Manufacturer
SMSC
Type
Single Chip MAC and PHY Controllerr
Datasheet
1.LAN9220-ABZJ.pdf
(151 pages)
Specifications of LAN9220-ABZJ
Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 MB, 100 MB
Supply Voltage (max)
3.3 V
Supply Voltage (min)
0 V
Supply Current (max)
85 mA
Maximum Operating Temperature
+ 70 C
Package / Case
TQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LAN9220-ABZJ
Manufacturer:
RENESAS
Quantity:
101
Part Number:
LAN9220-ABZJ
Manufacturer:
SMSC
Quantity:
20 000
Chapter 1 General Description
Revision 2.7 (03-15-10)
The LAN9220 is a full-featured, single-chip 10/100 Ethernet controller designed for embedded
applications where performance, flexibility, ease of integration and system cost control are required.
The LAN9220 is fully IEEE 802.3 10BASE-T and 802.3u 100BASE-TX compliant, and supports HP
Auto-MDIX. The variable voltage I/O signals of the LAN9220 accommodate lower voltage I/O signalling
without the need for voltage level shifters.
The LAN9220 includes an integrated Ethernet MAC and PHY with a high-performance SRAM-like
slave interface. The simple, yet highly functional host bus interface provides a glue-less connection to
most common 16-bit microprocessors and microcontrollers as well as 32-bit microprocessors with a
16-bit external bus. The integrated checksum offload engines enable the automatic generation of the
16-bit checksum for received and transmitted Ethernet frames, offloading the task from the CPU. The
LAN9220 also includes large transmit and receive data FIFOs to accommodate high latency
applications. In addition, the LAN9220 memory buffer architecture allows highly efficient use of memory
resources by optimizing packet granularity.
Applications
The LAN9220 is well suited for many embedded applications, including:
The LAN9220 also supports features which reduce or eliminate packet loss. Its internal 16-KByte
SRAM can hold over 200 received packets. If the receive FIFO gets too full, the LAN9220 can
automatically generate flow control packets to the remote node, or assert back-pressure on the remote
node by generating network collisions.
The LAN9220 supports numerous power management and wakeup features. The LAN9220 can be
placed in a reduced power mode and can be programmed to issue an external wake signal via several
methods, including “Magic Packet”, “Wake on LAN” and “Link Status Change”. This signal is ideal for
triggering system power-up using remote Ethernet wakeup events. The device can be removed from
the low power state via a host processor command.
Printers, kiosks, POS terminals and security systems
Audio distribution systems
General embedded systems
Basic cable, satellite and IP set-top boxes
Voice-over-IP solutions
16-bit Non-PCI Small Form Factor 10/100 Ethernet Controller with Variable Voltage I/O & HP Auto-MDIX Support
DATASHEET
10
SMSC LAN9220
Datasheet