STTH12R06DIRG STMicroelectronics, STTH12R06DIRG Datasheet

DIODE TURBO2 600V 12A TO220AC

STTH12R06DIRG

Manufacturer Part Number
STTH12R06DIRG
Description
DIODE TURBO2 600V 12A TO220AC
Manufacturer
STMicroelectronics
Datasheets

Specifications of STTH12R06DIRG

Voltage - Forward (vf) (max) @ If
2.9V @ 12A
Voltage - Dc Reverse (vr) (max)
600V
Current - Average Rectified (io)
12A
Current - Reverse Leakage @ Vr
45µA @ 600V
Diode Type
Standard
Speed
Fast Recovery =< 500ns, > 200mA (Io)
Reverse Recovery Time (trr)
45ns
Mounting Type
Through Hole
Package / Case
TO-220-2 Insulated, TO-220AC
Product
Ultra Fast Recovery Rectifier
Configuration
Single
Reverse Voltage
600 V
Forward Voltage Drop
2.9 V
Recovery Time
25 ns
Forward Continuous Current
12 A
Max Surge Current
100 A
Reverse Current Ir
45 uA
Mounting Style
Through Hole
Maximum Operating Temperature
+ 175 C
Minimum Operating Temperature
- 65 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Capacitance @ Vr, F
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
497-4403-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STTH12R06DIRG
Manufacturer:
STMicroelectronics
Quantity:
2 577
Part Number:
STTH12R06DIRG
Manufacturer:
IR
Quantity:
3 476
DESCRIPTION
The 74VHC16373 is an advanced high-speed
CMOS 16 BIT D-TYPE LATCH with 3 STATE
OUTPUTS NON INVERTING fabricated with
sub-micron silicon gate and double-layer metal
wiring C
These 16 bit D-TYPE latches are byte controlled
by two latch enable inputs (nLE) and two output
enable inputs(nOE).
While the nLE input is held at a high level, the nQ
outputs will follow the data (D) inputs.
When the nLE is taken LOW, the nQ outputs will
be latched at the logic level of D data inputs.
When the (nOE) input is low, the nQ outputs will
be in a normal logic state (high or low logic level);
when nOE is at high level ,the outputs will be in a
high impedance state.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with protec-
tion circuits against static discharge, giving them
2KV ESD immunity and transient excess voltage.
February 2003
HIGH SPEED:
t
LOW POWER DISSIPATION:
I
HIGH NOISE IMMUNITY:
V
POWER DOWN PROTECTION ON INPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|I
BALANCED PROPAGATION DELAYS:
t
OPERATING VOLTAGE RANGE:
V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 16373
IMPROVED LATCH-UP IMMUNITY
LOW NOISE: V
PD
CC
PLH
OH
NIH
CC
= 5.0 ns (TYP.) at V
= 4 A (MAX.) at T
| = I
(OPR) = 2V to 5.5V
2
= V
MOS technology.
t
PHL
OL
NIL
= 8 mA (MIN)
= 28% V
OLP
= 0.9V (MAX.)
CC
A
CC
=25°C
(MIN.)
WITH 3-STATE OUTPUTS NON INVERTING
= 5V
ORDER CODES
PIN CONNECTION
PACKAGE
TSSOP
16-BIT D-TYPE LATCH
TSSOP
TUBE
74VHC16373
74VHC16373TTR
T & R
1/11

Related parts for STTH12R06DIRG

STTH12R06DIRG Summary of contents

Page 1

HIGH SPEED 5.0 ns (TYP LOW POWER DISSIPATION (MAX =25° HIGH NOISE IMMUNITY 28% V (MIN.) NIH NIL CC POWER DOWN PROTECTION ...

Page 2

INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No SYMBOL NAME AND FUNCTION 1 1OE 3 State Output Enable Input (Active LOW 1Q0 to 1Q7 3-State Outputs 11, 12 13, 14, 16, 17, 2Q0 to ...

Page 3

LOGIC DIAGRAM This logic diagram has not to be used to estimate propagation delays ABSOLUTE MAXIMUM RATINGS Symbol V Supply Voltage Input Voltage Output Voltage Input Diode Current ...

Page 4

DC SPECIFICATIONS Symbol Parameter V V High Level Input IH Voltage 3 Low Level Input IL Voltage 3 High Level Output OH Voltage V Low Level Output OL Voltage I High Impedance OZ Output Leakage ...

Page 5

AC ELECTRICAL CHARACTERISTICS (Input t Symbol Parameter V t Propagation Delay 3.3 PLH Time t PHL 3 5.0 5.0 t Propagation Delay 3.3 PLH Time t PHL 3 5.0 5.0 t Output Enable 3.3 ...

Page 6

DYNAMIC SWITCHING CHARACTERISTICS Symbol Parameter V V Dynamic Low OLP Voltage Quiet V OLV Output (note 1, 2) Dynamic High V Voltage Input IHD (note 1, 3) Dynamic Low V Voltage Input ILD (note Worst case ...

Page 7

WAVEFORM PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle) WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle) 74VHC16373 7/11 ...

Page 8

WAVEFORM 3 : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle) 8/11 ...

Page 9

TSSOP48 MECHANICAL DATA DIM. MIN 0. 0.17 c 0.09 D 12.4 E 8.1 BSC E1 6.0 e 0.5 BSC K 0˚ PIN 1 IDENTIFICATION 1 mm. TYP MAX. MIN. 1.2 ...

Page 10

Tape & Reel TSSOP48 MECHANICAL DATA DIM. MIN 12 8.7 Bo 13.1 Ko 1.5 Po 3.9 P 11.9 10/11 mm. TYP MAX. MIN. 330 13.2 0.504 0.795 2.362 30.4 8.9 0.343 ...

Page 11

... No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied ...

Related keywords