N40P112 austriamicrosystems, N40P112 Datasheet - Page 25

• Manufacturer Part Number: N40P112
• Description: SW NAV JOYSTICK MOD CONTACTLESS
• Manufacturer: austriamicrosystems
• Series: EasyPoint™r
• Type: Navigation Switch, PCB Mountr

Specifications of N40P112

• Output: Contactless Magnetic Switch
• Switch Function: 2 Axis with Select
• Actuator Type: Joystick
• Termination Style: SMD (SMT) Tab
• Operating Force: 35/180gf
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Contact Rating @ Voltage: -

EasyPoint
Datasheet - I ² C R e g i s t e r s
11.2 X Register (10h)
11.3 Y_res_int Register (11h)
11.4 Xp Register (12h)
11.5 Xn Register (13h)
www.austriamicrosystems.com/N40P112
Reset value: 0000 0000
Reset value: 0000 0000
Reset value: 0000 0101 (5d)
Reset value: 1111 1011 (-5d)
Xp[7]
Xn[7]
Bit 7
Bit 7
Bit 7
Bit 7
R/W
R/W
X[7]
Y[7]
R
Bit
7:0
R
Bit
7:0
Bit
7:0
Bit
7:0
TM
N40P112
X coordinate, Two’s complement format (signed -128 ~ +127). Positive X values represent left side knob movements.
Y coordinate, Two’s complement format (signed -128~+127).
Reading this register will reset the INTn output to Hi-Z, after the ACK bit of Y_res_int register readback.
Xp range value, Two’s complement (signed: -128 ~ +127).
Determines the LEFT threshold for the activation of INTn output (if output enabled), when bit INT_function = 1
Control Register 1 (0Fh) on page
Xn range value, Two’s complement (signed: -128 ~ +127).
Determines the RIGHT threshold for the activation of INTn output (if output enabled), when bit INT_function = 1
Control Register 1 (0Fh) on page
Xp[6]
Xn[6]
Bit 6
Bit 6
Bit 6
Bit 6
R/W
R/W
X[6]
Y[6]
R
R
Xp[5]
Xn[5]
Bit 5
Bit 5
Bit 5
Bit 5
X[5]
Y[5]
R/W
R/W
R
R
23).
23).
Xp[4]
Xn[4]
Bit 4
Bit 4
Bit 4
Bit 4
R/W
R/W
X[4]
Y[4]
R
R
Revision 1.1
Bit Description
Bit Description
Bit Description
Bit Description
Xp[3]
Xn[3]
Bit 3
Bit 3
Bit 3
Bit 3
R/W
R/W
X[3]
Y[3]
R
R
Xp[2]
Xn[2]
Bit 2
Bit 2
Bit 2
Bit 2
R/W
R/W
X[2]
Y[2]
R
R
Xp[1]
Xn[1]
Bit 1
Bit 1
Bit 1
Bit 1
R/W
R/W
X[1]
Y[1]
R
R
(see
Xp[0]
Xn[0]
Bit 0
Bit 0
Bit 0
Bit 0
R/W
R/W
X[0]
Y[0]
(see
R
R
25 - 34