AD9862BSTRL Analog Devices Inc, AD9862BSTRL Datasheet - Page 31

• Manufacturer Part Number: AD9862BSTRL
• Description: IC FRONT-END MIXED-SGNL 128-LQFP
• Manufacturer: Analog Devices Inc

Specifications of AD9862BSTRL

• Rohs Status: RoHS non-compliant
• Rf Type: LMDS, MMDS
• Features: 12-bit ADC(s), 14-bit DAC(s)
• Package / Case: 128-LQFP

Conversion is initiated by writing a logic high to one or both of
the Start register bits, Register D34 B0 (StartA) and D34 B3
(StartB). When the conversion is complete, the straight binary,
10-bit output data of the AUX ADC is written to one of four
reserved locations in the register map depending on which auxil-
iary ADC and which multiplexed input is selected. Because the
auxiliary ADCs output 10 bits, two register addresses are needed
for each data location.
Initiating a conversion or retrieving data can also be accomplished
either through the standard Serial Port Interface by reading and
writing to the appropriate registers or through a dedicated
Auxiliary Serial Port Interface (AUX SPI). The AUX SPI can
be configured to allow fast access and control of either one of the
auxiliary ADCs and is available so that the SPI is not tied up
retrieving auxiliary ADC data.
The AUX SPI can be enabled and configured by setting register
AUX ADC CTRL. Setting register use pins high enables the
AUX SPI port. Setting register Sel BnotA low connects auxiliary
ADC A to the AUX SPI port, while setting it high connects
auxiliary ADC B to the AUX SPI port. As mentioned above,
setting the appropriate Select bit selects which of the multiplexed
input is connected to the auxiliary ADC.
The AUX SPI consists of a chip select pin (AUX_SPI_csb),
a clock pin (AUX_SPI_clk), and a data output pin (AUX_SPI_do).
A conversion is initiated by pulsing the AUX_SPI_csb pin low.
When the conversion is complete, the data pin, AUX_SPI_do,
previously a logic low, will go high. At this point, the user supplies
an external clock, previously tied low, no data is present on the
first rising edge. The data output bit is updated on the falling
edge of the clock pulse and is settled and can be latched on the
next clock rising edge. The data arrives serially, MSB first. The
AUX SPI runs up to a rate of 16 MHz.
REV. 0
–31–
AUX DAC
The AD9860/AD9862 has three 8-bit voltage output auxiliary
DACs, AUX DACs. The AUX DACs are available for supplying
various control voltages throughout the system such as a VCXO
voltage control or external VGA gain control and can typically
sink or source up to 1 mA.
An internal voltage reference buffer provides a full-scale voltage
reference for both of the AUX DACs equal to the supply voltage
for the AUX DACs. The straight binary input codes are written
to the appropriate registers. If the Slave Mode register bit is
high, slave mode enabled, the AUX DAC(s) update will occur
when the appropriate update register is written to. Otherwise,
the update will occur at the conclusion of the data being written
to the register. Typical maximum settling time for the auxiliary
DAC is around 6 ms.
Other optional controls include an invert register control and a
power down option. The invert register control, i.e., instead of
hexFF being high and hex00 being low, hex00 is high, and hexFF
will be minimum setting.
Sigma-Delta
A 12-bit sigma-delta (SD) output is available to provide an
additional control voltage. The SD control word is written to
Registers D42, 43; SD [11:4] are the 8 MSBs and SD [3:0] are
the 4 LSBs. The 12-bit word is processed by a sigma-delta
modulator and produces 1-bit data at an oversampled rate equal
to 1/8 of the receive ADC’s sampling rate (up to 8 MSPS). The
1-bit data then feeds a 1-bit DAC. The 1-bit DAC exhibits
perfect linearity. An external low-pass filter at the output should
be used to low-pass filter the pulse modulated data to produce a
linear output control voltage.
AD9860/AD9862