KSZ8995MAI Micrel Inc, KSZ8995MAI Datasheet - Page 37

IC,Telecom Switching Circuit,CMOS,QFP,128PIN,PLASTIC

KSZ8995MAI

Manufacturer Part Number
KSZ8995MAI
Description
IC,Telecom Switching Circuit,CMOS,QFP,128PIN,PLASTIC
Manufacturer
Micrel Inc
Datasheets

Specifications of KSZ8995MAI

Applications
*
Mounting Type
Surface Mount
Package / Case
128-MQFP, 128-PQFP
Number Of Primary Switch Ports
5
Internal Memory Buffer Size
64
Operating Supply Voltage (typ)
Not RequiredV
Fiber Support
Yes
Integrated Led Drivers
Yes
Data Rate
100Mbps
Phy/transceiver Interface
MII/SNI
Power Supply Type
Analog/Digital
Package Type
PQFP
Data Rate (typ)
10/100Mbps
Vlan Support
Yes
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Pin Count
128
Mounting
Surface Mount
Jtag Support
No
Operating Supply Voltage (max)
Not RequiredV
Operating Supply Voltage (min)
Not RequiredV
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
576-1607 - BOARD EVAL EXPERIMENT KSZ8995MA
Lead Free Status / Rohs Status
Compliant
Other names
576-2126
KSZ8995MAI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8995MAI
Manufacturer:
TI
Quantity:
1 700
Part Number:
KSZ8995MAI
Manufacturer:
MICREL
Quantity:
5
Part Number:
KSZ8995MAI
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8995MAI
Manufacturer:
MICREL
Quantity:
820
Part Number:
KSZ8995MAI
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Company:
Part Number:
KSZ8995MAI
Quantity:
1 900
Part Number:
KSZ8995MAIB3
Manufacturer:
Micrel Inc
Quantity:
10 000
Semptember 2008
Notes:
1.
Pin #
113
114
128
86
87
90
91
NC = No connect.
Ipd = Input w/internal pull-down.
Ipd/O = Input w/internal pull-down during reset, output pin otherwise.
Otri = Output tristated.
Pin Name
SCONF1
SCONF0
LED5-2
LED5-1
TEST2
PS1
PS0
PU/PD
Ipu/O
Ipu/O
Ipd
Ipd
Ipd
Ipd
NC
(1)
Description
Dual MII configuration pin.
mode and PHY mode, KSZ8995FQ supports PHY mode only.
Pins 91, 86, 87
000
001
010
011
100
101
110
111
Dual MII configuration pin.
LED indicator 2. Strap option: Aging setup. See “Aging” section PU (default) =
aging enable; PD = aging disable.
LED indicator 1. Strap option: PU (default): enable PHY[5] MII I/F. PD: tristate
all PHY[5] MII output. See “Pin 86 SCONF1.”
Serial bus configuration pin. For this case, if the EEPROM is not present, the
KS8995MA/FQ will start itself with the PS[1:0] = 00 default register values .
Pin Configuration
PS[1:0]=00
PS[1:0]=01
PS[1:0]=10
PS[1:0]=11
Serial bus configuration pin. See “Pin 113.”
NC for normal operation. Factory test pin.
(1)
37
For the Switch MII, KSZ8995MA supports both MAC
Switch MII
Disable, Otri
PHY Mode MII
MAC Mode MII
PHY Mode SNI
Disable
PHY Mode MII
MAC Mode MII
PHY Mode SNI
Serial Bus Configuration
I
Reserved
SPI Slave Mode for CPU Interface
Factory Test Mode (BIST)
2
C Master Mode for EEPROM
PHY [5] MII
Disable, Otri
Disable, Otri
Disable, Otri
Disable, Otri
Disable
PHY Mode MII
PHY Mode MII
PHY Mode MII
M9999-091508

Related parts for KSZ8995MAI