EP20K400CF672C7 Altera, EP20K400CF672C7 Datasheet - Page 51

• Manufacturer Part Number: EP20K400CF672C7
• Description: APEX 20KC
• Manufacturer: Altera

Altera Corporation
IEEE Std.
1149.1 (JTAG)
Boundary-Scan
Support
SAMPLE/PRELOAD Allows a snapshot of signals at the device pins to be captured and examined during
EXTEST
BYPASS
USERCODE
IDCODE
ICR Instructions
SignalTap
Instructions
Table 13. APEX 20KC JTAG Instructions
JTAG Instruction
normal device operation, and permits an initial data pattern to be output at the device pins.
Also used by the SignalTap embedded logic analyzer.
Allows the external circuitry and board-level interconnections to be tested by forcing a test
pattern at the output pins and capturing test results at the input pins.
Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data
to pass synchronously through selected devices to adjacent devices during normal device
operation.
Selects the 32-bit USERCODE register and places it between the TDI and TDO pins,
allowing the USERCODE to be serially shifted out of TDO.
Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE
to be serially shifted out of TDO.
Used when configuring an APEX 20KC device via the JTAG port with a MasterBlaster
or ByteBlasterMV
an embedded processor.
Monitors internal device operation with the SignalTap embedded logic analyzer.
All APEX 20KC devices provide JTAG BST circuitry that complies with
the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can
be performed before or after configuration, but not during configuration.
APEX 20KC devices can also use the JTAG port for configuration with the
Quartus II software or with hardware using either Jam Files (.jam) or Jam
Byte-Code Files (.jbc). Finally, APEX 20KC devices use the JTAG port to
monitor the logic operation of the device with the SignalTap embedded
logic analyzer. APEX 20KC devices support the JTAG instructions shown
in
Table
13.
TM
download cable, or when using a Jam File or Jam Byte-Code File via
APEX 20KC Programmable Logic Device Data Sheet
Description
TM
51