EP20K200EFC484-1N Altera, EP20K200EFC484-1N Datasheet - Page 52
EP20K200EFC484-1N
Manufacturer Part Number
EP20K200EFC484-1N
Description
APEX 20KE
Manufacturer
Altera
Datasheet
1.EP20K200EFC484-1N.pdf
(117 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP20K200EFC484-1N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- Current page: 52 of 117
- Download datasheet (719Kb)
APEX 20K Programmable Logic Device Family Data Sheet
52
Notes to
(1)
(2)
(3)
(4)
t
t
t
t
t
t
t
OUTJITTER
OUTDUTY
LOCK
Table 17. APEX 20KE ClockLock & ClockBoost Parameters
R
F
INDUTY
INJITTER
Symbol
To implement the ClockLock and ClockBoost circuitry with the Quartus II software, designers must specify the
input frequency. The Quartus II software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency.
The f
device operation. Simulation does not reflect this parameter.
Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If
the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during
configuration because the t
The t
(2)
Table
,
CLKDEV
JITTER
(3)
16:
specification is measured under long-term observation.
Input rise time
Input fall time
Input duty cycle
Input jitter peak-to-peak
Jitter on ClockLock or ClockBoost-
generated clock
Duty cycle for ClockLock or
ClockBoost-generated clock
Time required for ClockLock or
ClockBoost to acquire lock
parameter specifies how much the incoming clock can differ from the specified frequency during
Parameter
Tables 17
for APEX 20KE devices.
LOCK
value is less than the time required for configuration.
and
18
summarize the ClockLock and ClockBoost parameters
Conditions
Note (1)
Min
40
45
Typ
output period
2% of input
Altera Corporation
0.35% of
period
Max
60
55
40
5
5
peak-to-
RMS
Unit
peak
µs
ns
ns
%
%
Related parts for EP20K200EFC484-1N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: