CY7C1460AV25-167AXC Cypress Semiconductor Corp, CY7C1460AV25-167AXC Datasheet - Page 8
![SRAM (Static RAM)](/photos/7/29/72948/cy7c1460av25-167axc_sml.jpg)
CY7C1460AV25-167AXC
Manufacturer Part Number
CY7C1460AV25-167AXC
Description
SRAM (Static RAM)
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C1460AV25-167BZC.pdf
(29 pages)
Specifications of CY7C1460AV25-167AXC
Format - Memory
RAM
Memory Type
SRAM - Synchronous
Memory Size
36M (1M x 36)
Speed
167MHz
Interface
Parallel
Voltage - Supply
2.375 V ~ 2.625 V
Operating Temperature
0°C ~ 70°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
428-2162
CY7C1460AV25-167AXC
CY7C1460AV25-167AXC
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C1460AV25-167AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
135
Company:
Part Number:
CY7C1460AV25-167AXC
Manufacturer:
MURATA
Quantity:
30 000
Company:
Part Number:
CY7C1460AV25-167AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C1460AV25-167AXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Pin Definitions
Functional Overview
The
synchronous-pipelined burst NoBL SRAMs designed specifically
to eliminate wait states during write/read transitions. All
synchronous inputs pass through input registers controlled by
the rising edge of the clock. The clock signal is qualified with the
clock enable input signal (CEN). If CEN is HIGH, the clock signal
is not recognized and all internal states are maintained. All
synchronous operations are qualified with CEN. All data outputs
pass through output registers controlled by the rising edge of the
clock. Maximum access delay from the clock rise (t
(250-MHz device).
Accesses can be initiated by asserting all three chip enables
(CE
enable (CEN) is active LOW and ADV/LD is asserted LOW, the
address presented to the device will be latched. The access can
either be a read or write operation, depending on the status of
the write enable (WE). BW
operations.
Write operations are qualified by the write enable (WE). All writes
are simplified with on-chip synchronous self-timed write circuitry.
Three synchronous chip enables (CE
asynchronous output enable (OE) simplify depth expansion. All
operations (reads, writes, and deselects) are pipelined. ADV/LD
should be driven LOW once the device has been deselected in
order to load a new address for the next operation.
Single Read Accesses
A read access is initiated when the following conditions are
satisfied at clock rise: (1) CEN is asserted LOW, (2) CE
and CE
WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The
address presented to the address inputs is latched into the
address register and presented to the memory core and control
logic. The control logic determines that a read access is in
progress and allows the requested data to propagate to the input
of the output register. At the rising edge of the next clock the
requested data is allowed to propagate through the output
register and onto the data bus within 2.6 ns (200-MHz device)
provided OE is active LOW. After the first clock of the read
access the output buffers are controlled by OE and the internal
control logic. OE must be driven LOW in order for the device to
drive out the requested data. During the second clock, a
subsequent operation (read/write/deselect) can be initiated.
Deselecting the device is also pipelined. Therefore, when the
SRAM is deselected at clock rise by one of the chip enable
signals, its output will three-state following the next clock rise.
Document Number: 38-05354 Rev. *G
Pin Name
NC /144M
NC /288M
NC /576M
NC /1G
1
ZZ
, CE
CY7C1460AV25/CY7C1462AV25/CY7C1464AV25
3
are all asserted active, (3) the write enable input signal
2
, CE
asynchronous
3
) active at the rising edge of the clock. If clock
I/O Type
Input-
N/A
N/A
N/A
N/A
(continued)
[x]
can be used to conduct byte write
Not connected to the die. Can be tied to any voltage level.
Not connected to the die. Can be tied to any voltage level.
Not connected to the die. Can be tied to any voltage level.
Not connected to the die. Can be tied to any voltage level.
ZZ “sleep” Input. This active HIGH input places the device in a non-time critical “sleep” condition
with data integrity preserved. During normal operation, this pin has to be LOW or left floating.
ZZ pin has an internal pull-down.
1
, CE
2
, CE
CO
3
) is 2.6 ns
) and an
1
, CE
are
2
,
Burst Read Accesses
The CY7C1460AV25/CY7C1462AV25/CY7C1464AV25 have an
on-chip burst counter that allows the user the ability to supply a
single address and conduct up to four reads without reasserting
the address inputs. ADV/LD must be driven LOW in order to load
a new address into the SRAM, as described in the
Accesses
determined by the MODE input signal. A LOW input on MODE
selects a linear burst mode, a HIGH selects an interleaved burst
sequence. Both burst counters use A0 and A1 in the burst
sequence, and will wrap-around when incremented sufficiently.
A HIGH input on ADV/LD will increment the internal burst counter
regardless of the state of chip enables inputs or WE. WE is
latched at the beginning of a burst cycle. Therefore, the type of
access (Read or Write) is maintained throughout the burst
sequence.
Single Write Accesses
Write access are initiated when the following conditions are
satisfied at clock rise: (1) CEN is asserted LOW, (2) CE
and CE
asserted LOW. The address presented to the address inputs is
loaded into the address register. The write signals are latched
into the control logic block.
On the subsequent clock rise the data lines are automatically
three-stated regardless of the state of the OE input signal. This
allows the external logic to present the data on DQ and DQP
(DQ
DQ
CY7C1462AV25). In addition, the address for the subsequent
access (read/write/deselect) is latched into the address register
(provided the appropriate control signals are asserted).
On the next clock rise the data presented to DQ and DQP
(DQ
DQ
CY7C1462AV25) (or a subset for byte write operations, see
Write Cycle Description table for details) inputs is latched into the
device and the write is complete.
The data written during the write operation is controlled by BW
(BW
CY7C1460AV25 and BW
CY7C1460AV25/CY7C1462AV25/CY7C1464AV25
byte write capability that is described in the Write Cycle
Description table. Asserting the write enable input (WE) with the
selected byte write select (BW) input will selectively write to only
the desired bytes. Bytes not selected during a byte write
operation will remain unaltered. A synchronous self-timed write
mechanism has been provided to simplify the write operations.
Pin Description
a,b,c,d
a,b,c,d
a,b,c,d,e,f,g,h
a,b,c,d,e,f,g,h
a,b,c,d,e,f,g,h
3
/DQP
/DQP
are all asserted active, and (3) the write signal WE is
section above. The sequence of the burst counter is
a,b,c,d
a,b,c,d
/DQP
/DQP
for
a,b,c,d,e,f,g,h
for CY7C1460AV25 and DQ
a,b,c,d,e,f,g,h
for CY7C1460AV25 and DQ
a,b
CY7C1464AV25,
for CY7C1462AV25) signals. The
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
for
for
CY7C1464AV25,
CY7C1464AV25,
BW
a,b
a,b
Page 8 of 29
Single Read
a,b,c,d
/DQP
/DQP
provides
1
, CE
a,b
a,b
for
for
for
2
[+] Feedback
,