CY7C144-55JXCT Cypress Semiconductor Corp, CY7C144-55JXCT Datasheet - Page 6

• Manufacturer Part Number: CY7C144-55JXCT
• Description: CY7C144-55JXCT
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C144-55JXCT

• Format - Memory: RAM
• Memory Type: SRAM - Dual Port, Asynchronous
• Memory Size: 64K (8K x 8)
• Speed: 55ns
• Interface: Parallel
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 68-PLCC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 3. Non-Contending Read/Write
Table 4. Interrupt Operation Example (assumes BUSY
Table 5. Semaphore Operation Example
Document #: 38-06034 Rev. *H
Set left INT
Reset left INT
Set right INT
Reset right INT
No action
Left port writes semaphore
Right port writes 0 to semaphore
Left port writes 1 to semaphore
Left port writes 0 to semaphore
Right port writes 1 to semaphore
Left port writes 1 to semaphore
Right port writes 0 to semaphore
Right port writes 1 to semaphore
Left port writes 0 to semaphore
Left port writes 1 to semaphore
CE
H
H
X
H
L
L
L
Function
Function
R/W
X
H
X
H
X
L
Inputs
OE
H
X
X
X
X
L
L
R/W
I/O
X
X
X
L
SEM
0-7/8
H
H
H
L
X
L
L
1
0
0
1
1
0
1
1
1
0
1
Left
CE
X
X
L
L
High Z
Data out
High Z
Data in
Data out
Data in
L
Left Port
= BUSY
I/O
OE
X
X
X
L
0-7/8
1
1
1
0
0
1
1
0
1
1
1
Outputs
Right
R
I/O
A
1FFE
1FFF
= HIGH)
012
X
X
07/8
Semaphore free
Left port obtains semaphore
Right side is denied access
Right port is granted access to semaphore
No change. Left port is denied access
Left port obtains semaphore
No port accessing semaphore address
Right port obtains semaphore
No port accessing semaphore
Left port obtains semaphore
No port accessing semaphore
INT
H
L
X
X
Power-down
Read data in semaphore
I/O lines disabled
Write to semaphore
Read
Write
Illegal condition
R/W
X
X
X
L
CE
X
L
L
L
Status
CY7C144 CY7C145
Right Port
Operation
OE
X
X
L
L
1FFE
A
1FFF
012
X
X
Page 6 of 23
INT
H
X
X
L
[+] Feedback