CY7C0831AV-133AXI Cypress Semiconductor Corp, CY7C0831AV-133AXI Datasheet - Page 16

CY7C0831AV-133AXI

CY7C0831AV-133AXI

Manufacturer Part Number
CY7C0831AV-133AXI
Description
CY7C0831AV-133AXI
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C0831AV-133AXI

Format - Memory
RAM
Memory Type
SRAM - Dual Port, Synchronous
Memory Size
2M (128K x 18)
Speed
133MHz
Interface
Parallel
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Package / Case
120-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C0831AV-133AXI
Manufacturer:
CYPRESS
Quantity:
246
Part Number:
CY7C0831AV-133AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Switching Waveforms
Notes
Document #: 38-06059 Rev. *S
30. OE is asynchronously controlled; all other inputs (excluding MRST and JTAG) are synchronous to the rising clock edge.
31. ADS = CNTEN = LOW, and MRST = CNTRST = CNT/MSK = HIGH.
32. The output is disabled (high-impedance state) by CE = V
33. Addresses need not be accessed sequentially because ADS = CNTEN = V
Numbers are for reference only.
MRST
ALL
ADDRESS/
DATA
LINES
ALL
OTHER
INPUTS
TMS
CNTINT
INT
TDO
ADDRESS
DATA
BE0–BE1
R/W
CLK
OUT
OE
CE
t
RSF
t
t
t
t
SW
SA
SB
SC
A
n
t
RS
t
t
t
t
HB
HW
HA
t
HC
CH2
1 Latency
t
INACTIVE
RSS
t
CYC2
t
RSR
t
CKLZ
t
CL2
Figure 9. Read Cycle
IH
A
following the next rising edge of the clock.
n+1
Figure 8. Master Reset
ACTIVE
t
CD2
IL
with CNT/MSK = V
[12, 30, 31, 32, 33]
Q
A
n
n+2
IH
constantly loads the address on the rising edge of the CLK.
CY7C0832BV, CY7C0833AV
t
CY7C0837AV, CY7C0830AV
CY7C0831AV, CY7C0832AV
DC
Q
t
SC
n+1
t
OHZ
A
n+3
t
OLZ
t
HC
t
OE
Page 16 of 28
Q
n+2
[+] Feedback

Related parts for CY7C0831AV-133AXI