CY7C025AV-25AC Cypress Semiconductor Corp, CY7C025AV-25AC Datasheet
CY7C025AV-25AC
Available stocks
Related parts for CY7C025AV-25AC
CY7C025AV-25AC Summary of contents
Page 1
... BUSY is an output in master mode and an input in slave mode. For the most recent information, visit the Cypress web site at www.cypress.com Cypress Semiconductor Corporation PRELIMINARY 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM • Automatic power-down • Expandable data bus to 32/36 bits or more using Master/ Slave chip select when using more than one device • ...
Page 2
... Control of a semaphore indicates that a shared re- source is in use. An automatic power-down feature is con- trolled independently on each port by a Chip Select (CE) pin. The CY7C024AV/025AV/026AV and CY7C0241AV/0251AV/ 036AV are available in 100-pin Thin Quad Plastic Flatpacks (TQFP). 100-Pin TQFP Top View CY7C024AV (4K x 16) CY7C025AV ( CY7C024AV/025AV/026AV CY7C0241AV/0251AV/036AV ...
Page 3
Pin Configurations (continued) 100 I I/O 4 17L I/O 11L 5 I/O 6 12L I/O 13L 7 I/O 14L 8 GND 9 I/O 10 15L I/O 11 16L ...
Page 4
Pin Configurations (continued I I/O 4 17L I/O 11L 5 I/O 6 12L I/O 13L 7 I/O 14L 8 GND 9 I/O 10 15L I/O 11 16L GND I/O 14 ...
Page 5
Pin Definitions Left Port Right Port R/W R –A A –A 0L 13L 0R 13R I/O –I/O I/O –I/O 0L 17L 0R 17R SEM SEM ...
Page 6
Electrical Characteristics Over the Operating Range Parameter Description V Output HIGH Voltage ( Output LOW Voltage OL V Input HIGH Voltage IH V Input LOW Voltage IL I Output Leakage Current OZ I Input Leakage Current IX ...
Page 7
Switching Characteristics Over the Operating Range Parameter Description READ CYCLE t Read Cycle Time RC t Address to Data Valid AA t Output Hold From Address Change OHA [15 LOW to Data Valid ACE t OE LOW to ...
Page 8
Switching Characteristics Over the Operating Range Parameter Description [20] BUSY TIMING t BUSY LOW from Address Match BLA t BUSY HIGH from Address Mismatch BHA t BUSY LOW from CE LOW BLC t BUSY HIGH from CE HIGH BHC t ...
Page 9
Switching Waveforms Read Cycle No.1 (Either Port Address Access) ADDRESS OHA DATA OUT PREVIOUS DATA VALID Read Cycle No.2 (Either Port CE/OE Access) CE and DATA OUT I CC CURRENT I SB [23, ...
Page 10
Switching Waveforms (continued) Write Cycle No.1: R/W Controlled Timing ADDRESS OE [32,33 R/W NOTE 35 DATA OUT DATA IN Write Cycle No Controlled Timing ADDRESS [32,33 R/W DATA IN Notes: 28. R/W ...
Page 11
Switching Waveforms (continued) Semaphore Read After Write Timing, Either Side A –A VALID ADRESS SEM I R/W OE Timing Diagram of Semaphore Contention A – R/W L SEM L A –A ...
Page 12
Switching Waveforms (continued) Timing Diagram of Read with BUSY (M/S=HIGH) ADDRESS R R/W R DATA ADDRESS L BUSY L DATA OUTL Write Timing with Busy Input (M/S=LOW) R/W BUSY Note: 41 LOW. ...
Page 13
Switching Waveforms (continued) Busy Timing Diagram No.1 (CE Arbitration) CE Valid First: L ADDRESS L BUSY R CE Valid First: R ADDRESS L BUSY L Busy Timing Diagram No.2 (Address Arbitration) Left ...
Page 14
Switching Waveforms (continued) Interrupt Timing Diagrams Left Side Sets INT R : ADDRESS WRITE 1FFF (OR 1/3FFF R/W L INT R [44] t INS Right Side Clears INT R : ADDRESS R ...
Page 15
... CY7C026AV/36AV) is the mailbox for the right port and the second-highest memory location (FFE for the CY7C024AV/ 41AV, 1FFE for the CY7C025AV/51AV, 3FFE for the CY7C026AV/36AV) is the mailbox for the left port. When one port writes to the other port’s mailbox, an interrupt is generated to the owner ...
Page 16
Table 1. Non-Contending Read/Write Inputs CE R ...
Page 17
... Ordering Code [1] 15 CY7C024AV-15AC 20 CY7C024AV-20AC 25 CY7C024AV-25AC 8K x16 3.3V Asynchronous Dual-Port SRAM Speed (ns) Ordering Code [1] 15 CY7C025AV-15AC 20 CY7C025AV-20AC 25 CY7C025AV-25AC 16K x18 3.3V Asynchronous Dual-Port SRAM Speed (ns) Ordering Code [1] 15 CY7C026AV-15AC 20 CY7C026AV-20AC 25 CY7C026AV-25AC CY7C026AV-25AI 4K x18 3.3V Asynchronous Dual-Port SRAM Speed (ns) Ordering Code [1] 15 ...
Page 18
... Thin Plastic Quad Flat Pack (TQFP) A100 © Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user ...