CY7B991-7JXCT Cypress Semiconductor Corp, CY7B991-7JXCT Datasheet - Page 16
![IC,Eight Distributed-Output Clock Driver,LDCC,32PIN,PLASTIC](/photos/28/16/281698/32-plcc_sml.jpg)
CY7B991-7JXCT
Manufacturer Part Number
CY7B991-7JXCT
Description
IC,Eight Distributed-Output Clock Driver,LDCC,32PIN,PLASTIC
Manufacturer
Cypress Semiconductor Corp
Series
RoboClock™r
Type
Buffer/Driverr
Datasheet
1.CY7B991-7JXC.pdf
(20 pages)
Specifications of CY7B991-7JXCT
Number Of Circuits
1
Ratio - Input:output
8:8
Differential - Input:output
Yes/Yes
Input
3-State, TTL
Output
TTL
Frequency - Max
80MHz
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
32-PLCC
Frequency-max
80MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7B991-7JXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Figure 10
of the downstream clock buffers are programmed to compensate for the wire length (that is, select negative skew equal to the wire
delay) necessary to connect them to the master clock source, approximating a zero delay clock tree. Cascaded clock buffers accumu-
lates low frequency jitter because of the non-ideal filtering characteristics of the PLL filter. Do not connect more than two clock buffers
in series.
Document Number: 38-07138 Rev. *E
SYSTEM
CLOCK
shows the CY7B991 and 992 connected in series to construct a zero skew clock distribution tree between boards. Delays
FB
REF
FS
4F0
4F1
3F0
3F1
2F0
2F1
1F0
1F1
TEST
Figure 10. Board-to-Board Clock Distribution
4Q0
4Q1
3Q0
3Q1
2Q0
2Q1
1Q0
1Q1
REF
L4
L1
L2
L3
Z
0
FB
REF
FS
4F0
4F1
3F0
3F1
2F0
2F1
1F0
1F1
TEST
Z
Z
Z
0
0
0
4Q0
4Q1
3Q0
3Q1
2Q0
2Q1
1Q0
1Q1
LOAD
LOAD
LOAD
CY7B991
CY7B992
LOAD
Page 16 of 20
LOAD
[+] Feedback