CS8406-DSZR Cirrus Logic Inc, CS8406-DSZR Datasheet - Page 40
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CS8406-DSZR
Manufacturer Part Number
CS8406-DSZR
Description
IC,Digital Audio Transmitter,CMOS,SOP,28PIN,PLASTIC
Manufacturer
Cirrus Logic Inc
40
16.1.2 Serial Copy Management System (SCMS)
16.1.3 Channel Status Data E Buffer Access
16.1.3.1 One-Byte Mode
In many applications, the channel status blocks for the A and B channels will be identical. In this situation,
if the user reads a byte from one of the channel's blocks, the corresponding byte for the other channel will
be the same. Similarly, if the user wrote a byte to one channel's block, it would be necessary to write the
same byte to the other block. One-Byte Mode takes advantage of the often identical nature of A and B chan-
nel status data.
When reading data in One-Byte Mode, a single byte is returned, which can be from channel A or B data,
depending on a register control bit. If a write is being done, the CS8406 expects a single byte to be input
to its control port. This byte will be written to both the A and B locations in the addressed word.
One-Byte Mode saves the user substantial control port access time, as it effectively accesses 2 bytes worth
of information in 1 byte's worth of access time. If the control port's auto increment addressing is used in
combination with this mode, multi-byte accesses such as full-block reads or writes can be done especially
efficiently.
troller. This is also true if the channel status data is entered serially through the COPY/C pin when the part
is in Hardware Mode.
In Software Mode, the CS8406 allows read/modify/write access to all the channel status bits. For Con-
sumer Mode SCMS compliance, the host microcontroller needs to manipulate the Category Code, Copy
bit and L bit appropriately.
In Hardware Mode, the SCMS protocol can be followed by either using the COPY and ORIG input pins,
or by using the C bit serial input pin. These options are documented in the Hardware Mode section of this
data sheet.
The E buffer is organized as 24 x 16-bit words. For each word the MS Byte is the A channel data, and the
LS Byte is the B channel data (see
There are two methods of accessing this memory, known as One-Byte Mode and Two-Byte Mode. The
desired mode is selected through a control register bit.
E to F interrupt occurs
Return
Figure 18. Flowchart for Writing the E Buffer
Figure
Optionally set E to F inhibit
If set, clear E to F inhibit
Wait for E to F transfer
17).
Write E data
CS8406
DS580F5