CS42448-DQZR Cirrus Logic Inc, CS42448-DQZR Datasheet - Page 47
![IC,Soundcard Circuits,CMOS,QFP,64PIN,PLASTIC](/photos/6/80/68092/cs42888-dqz_sml.jpg)
CS42448-DQZR
Manufacturer Part Number
CS42448-DQZR
Description
IC,Soundcard Circuits,CMOS,QFP,64PIN,PLASTIC
Manufacturer
Cirrus Logic Inc
Type
Audio Codecr
Datasheet
1.CS42448-CQZ.pdf
(64 pages)
Specifications of CS42448-DQZR
Data Interface
Serial
Resolution (bits)
24 b
Number Of Adcs / Dacs
6 / 8
Sigma Delta
Yes
Dynamic Range, Adcs / Dacs (db) Typ
105 / 108 (Differential), 102 / 105 (Single-Ended)
Voltage - Supply, Analog
3.14 V ~ 5.25 V
Voltage - Supply, Digital
3.14 V ~ 5.25 V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1151 - BOARD EVAL FOR CS42448 CODEC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS42448-DQZR
Manufacturer:
CIRRUS
Quantity:
32 000
Company:
Part Number:
CS42448-DQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
DS648F3
6.6.6
6.6.7
6.6.8
6.7
6.7.1
DAC_SNGVOL
7
Transition Control (Address 06h)
ADC3 Single-Ended Mode (ADC3 SINGLE)
Default = 0
0 - Disabled; Differential input to ADC
1 - Enabled; Single-Ended input to ADC
Function:
When disabled, this bit removes the 4:2 multiplexer from the signal path of ADC3 allowing a differential
input. When enabled, this bit allows the user to choose between four single-ended inputs to ADC3, using
the AIN5_MUX and AIN6_MUX bits. See
descriptions.
Analog Input Ch. 5 Multiplexer (AIN5_MUX)
Default = 0
0 - Single-Ended Input AIN5A
1 - Single-Ended Input AIN5B
Function:
ADC3 can accept single-ended input signals when the ADC3 SINGLE bit is enabled. The AIN5_MUX bit
selects between two input channels (AIN5A or AIN5B) to be sent to ADC3 in Single-Ended Mode. This bit
is ignored when the ADC3_SINGLE bit is disabled. See
Analog Input Ch. 6 Multiplexer (AIN6_MUX)
Default = 0
0 - Single-Ended Input AIN6A
1 - Single-Ended Input AIN6B
Function:
ADC3 can accept a single-ended input signal when the ADC3 SINGLE bit is enabled. The AIN6_MUX bit
selects between two input channels (AIN6A or AIN6B) to be sent to ADC3 in Single-Ended Mode. This bit
is ignored when the ADC3_SINGLE bit is disabled. See
Single Volume Control (DAC_SNGVOL, ADC_SNGVOL)
Default = 0
Function:
The individual channel volume levels are independently controlled by their respective Volume Control reg-
isters when this function is disabled. When enabled, the volume on all channels is determined by the
AOUT1 and AIN1 Volume Control register and the other Volume Control registers are ignored.
DAC_SZC1
6
DAC_SZC0
5
AMUTE
4
Figure 13 on page 29
MUTE ADC_SP
3
Figure 13 on page 29
Figure 13 on page 29
ADC_SNGVOL
and
Figure 27 on page 53
2
for a graphical description.
for a graphical description.
ADC_SZC1
1
CS42448
for graphical
ADC_SZC0
0
47