AD9229ABCPZRL7-65 Analog Devices Inc, AD9229ABCPZRL7-65 Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD9229ABCPZRL7-65
Manufacturer Part Number
AD9229ABCPZRL7-65
Description
Quad 12-Bit 50/65 MSPS, 3V ADC
Manufacturer
Analog Devices Inc
Datasheet
1.AD9229ABCPZRL7-50.pdf
(40 pages)
Specifications of AD9229ABCPZRL7-65
Number Of Bits
12
Sampling Rate (per Second)
65M
Data Interface
Serial
Number Of Converters
4
Power Dissipation (max)
1.47W
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-VFQFN, CSP Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
AD9229
EVALUATION BOARD
The AD9229 evaluation board provides all of the support cir-
cuitry required to operate the ADC in its various modes and
configurations. The converter can be driven differentially
through a transformer (default) or through the AD8332 driver.
The ADC can also be driven in a single-ended fashion. Separate
power pins are provided to isolate the DUT from the AD8332
drive circuitry. Each input configuration can be selected by
proper connection of various jumpers (see Figure 48 to Figure 52).
Figure 47 shows the typical bench characterization setup used
to evaluate the ac performance of the AD9229. It is critical that
the signal sources used for the analog input and clock have very
low phase noise (<1 ps rms jitter) to realize the ultimate
performance of the converter. Proper filtering of the analog
input signal to remove harmonics and lower the integrated or
broadband noise at the input is also necessary to achieve the
specified noise performance.
See Figure 47 to Figure 57 for complete schematics and layout
plots that demonstrate the routing and grounding techniques
that should be applied at the system level.
POWER SUPPLIES
This evaluation board comes with a wall mountable switching
power supply that provides a 6 V, 2 A maximum output. Simply
connect the supply to the rated 100 V to 240 V ac wall outlet at
47 Hz to 63 Hz. The other end is a 2.1 mm inner diameter jack
that connects to the PCB at P503. Once on the PC board, the
6 V supply is fused and conditioned before connecting to three
low dropout linear regulators that supply the proper bias to each
of the various sections on the board.
When operating the evaluation board in a nondefault condition,
L504 to L506 can be removed to disconnect the switching
WALL OUTLET
100V TO 240V AC
47Hz TO 63Hz
ROHDE & SCHWARZ,
ROHDE & SCHWARZ,
2V p-p SIGNAL
2V p-p SIGNAL
SYNTHESIZER
SYNTHESIZER
SMHU,
SMHU,
SWITCHING
POWER
SUPPLY
BAND-PASS
FILTER
2Amax
6V DC
XFMR
INPUT
CLK
–
5.0V
EVALUATION BOARD
+
AD9229
Figure 47. Evaluation Board Connections
–
3.0V
+
Rev. B | Page 24 of 40
–
3.0V
CHA–CHD
SERIAL
+
12-BIT
LVDS
power supply. This enables the user to individually bias each
section of the board. Use P501 to connect a different supply for
each section. At least one 3.0 V supply is needed with a 1 A
current capability for AVDD_DUT and DRVDD_DUT;
however, it is recommended that separate supplies be used for
both analog and digital. To operate the evaluation board using
the VGA option, a separate 5.0 V analog supply is needed in
addition to the other 3.0 V supplies. The 5.0 V supply, or
AVDD_VGA, should have a 1 A current capability as well.
INPUT SIGNALS
When connecting the clock and analog source, use clean signal
generators with low phase noise, such as Rohde & Schwarz SMHU
or HP8644 signal generators or the equivalent. Use 1 m long,
shielded, RG-58, 50 Ω coaxial cable for making connections to
the evaluation board. Dial in the desired frequency and amplitude
within the ADC’s specifications tables. Typically, most ADI
evaluation boards can accept a ~2.8 V p-p or 13 dBm sine wave
input for the clock. When connecting the analog input source, it
is recommended to use a multipole, narrow-band band-pass
filter with 50 Ω terminations. ADI uses TTE, Allen Avionics,
and K&L types of band-pass filters. The filter should be
connected directly to the evaluation board if possible.
OUTPUT SIGNALS
The default setup uses the HSC-ADC-FPGA high speed
deserialization board, which deserializes the digital output data
and converts it to parallel CMOS. These two channels interface
directly with ADI’s standard dual-channel FIFO data capture
board (HSC-ADC-EVALA-DC). Two of the four channels can
then be evaluated at the same time. For more information on
channel settings on these boards and their optional settings,
visit www.analog.com/FIFO.
DESERIALIZATION
HSC-ADC-FPGA
HIGH SPEED
BOARD
PARALLEL
12-BIT
CMOS
2 CH
HSC-ADC-EVALA-DC
FIFO DATA
CAPTURE
CONNECTION
BOARD
USB
ANALYZER
RUNNING
ADC
PC