AD9204BCPZ-40 Analog Devices Inc, AD9204BCPZ-40 Datasheet - Page 7

• Manufacturer Part Number: AD9204BCPZ-40
• Description: 10 Bit 40 Msps Dual Low Power ADC
• Manufacturer: Analog Devices Inc

Specifications of AD9204BCPZ-40

• Number Of Bits: 10
• Sampling Rate (per Second): 40M
• Data Interface: Serial, SPI™
• Number Of Converters: 2
• Power Dissipation (max): 97.7mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LFCSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

SWITCHING SPECIFICATIONS
AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = −1.0 dBFS,
DCS disabled, unless otherwise noted.
Table 4.
Parameter
CLOCK INPUT PARAMETERS
DATA OUTPUT PARAMETERS
OUT-OF-RANGE RECOVERY TIME
1
2
Conversion rate is the clock rate after the CLK divider.
Wake-up time is dependent on the value of the decoupling capacitors.
Input Clock Rate
Conversion Rate
CLK Period—Divide-by-1 Mode (t
CLK Pulse Width High (t
Aperture Delay (t
Aperture Uncertainty (Jitter, t
Data Propagation Delay (t
DCO Propagation Delay (t
DCO to Data Skew (t
Pipeline Delay (Latency)
Wake-Up Time
Standby
2
CH A/CH B DATA
CH A/CH B DATA
1
A
DCOA/DCOB
DCOA/DCOB
)
SKEW
CH
CLK+
CLK+
CLK–
CLK–
)
)
VIN
VIN
PD
DCO
)
)
J
)
CLK
)
N – 1
N – 1
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
t
t
CH
CH
Figure 3. CMOS Interleaved Output Timing
Min
3
50/25
AD9204-20/AD9204-40
Figure 2. CMOS Output Data Timing
t
t
PD
PD
N
N
t
t
t
t
CH A
N – 9
A
A
CLK
CLK
t
t
Typ
25.0/12.5
1.0
0.1
3
3
0.1
9
350
600/400
2
Rev. 0 | Page 7 of 36
DCO
DCO
t
t
SKEW
N – 9
SKEW
CH B
N – 9
N + 1
N + 1
CH A
N – 8
Max
625
20/40
N – 8
CH B
N – 8
N + 2
N + 2
Min
3
15.38
CH A
N – 7
N – 7
AD9204-65
N + 3
N + 3
CH B
N – 7
Typ
7.69
1.0
0.1
3
3
0.1
9
350
300
2
CH A
N – 6
N – 6
Max
625
65
N + 4
N + 4
CH B
N – 6
Min
3
12.5
CH A
N – 5
AD9204-80
N – 5
N + 5
N + 5
Typ
6.25
1.0
0.1
3
3
0.1
9
350
260
2
Max
625
80
AD9204
Unit
MHz
MSPS
ns
ns
ns
ps rms
ns
ns
ns
Cycles
μs
ns
Cycles