AD6635BB Analog Devices Inc, AD6635BB Datasheet - Page 14

• Manufacturer Part Number: AD6635BB
• Description: IC,RF/Baseband Circuit,CMOS,BGA,324PIN,PLASTIC
• Manufacturer: Analog Devices Inc
• Series: AD6635r

Specifications of AD6635BB

• Rohs Status: RoHS non-compliant
• Rf Type: Cellular, CDMA2000, EDGE, GPRS, GSM
• Number Of Mixers: 1
• Current - Supply: 880mA
• Voltage - Supply: 3 V ~ 3.6 V
• Package / Case: 324-BGA
• Frequency: -
• Gain: -
• Noise Figure: -
• Secondary Attributes: -

AD6635
Name
POWER SUPPLY
INPUTS
CONTROL
VDD
VDDIO
GND
INA[13:0]
EXPA[2:0]
IENA
INB[13:0]
EXPB[2:0]
IENB
INC[13:0]
EXPC[2:0]
IENC
IND[13:0]
EXPD[2:0]
IEND
RESET
CLK0
CLK1
PCLK0
PCLK1
LACLKIN
LBCLKIN
LCCLKIN
LDCLKIN
SYNCA
SYNCB
SYNCC
SYNCD
CHIP0_ID[2:0]
CHIP1_ID[2:0]
PAACK
PAREQ
PBACK
PBREQ
PCACK
PCREQ
PDACK
PDREQ
2
2
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Type
P
P
G
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I/O
I/O
I
I
I
I
I
I
I
I
I
I
I
O
I
O
I
O
I
O
PIN FUNCTION DESCRIPTION
2.5 V Core Supply (also called DVCORE)
3.3 V IO Supply (also called DVRING)
Input Clock 0 (Master Clock for Channels 0–3 and Ports A, B)
Input Clock 1 (Master Clock for Channels 4–7 and Ports C, D)
Link/Parallel Port Clock for Output Ports A and B
Link/Parallel Port Clock for Output Ports C and D
Link Port A Data Ready
Link Port B Data Ready
Link Port C Data Ready
Link Port D Data Ready
Parallel Port A Acknowledge
Parallel Port A Request
Parallel Port B Acknowledge
Parallel Port B Request
Parallel Port C Acknowledge
Parallel Port C Request
Parallel Port D Acknowledge
Parallel Port D Request
Function
Ground
A Input Data (Mantissa)
A Input Data (Exponent)
Input Enable—Input A
B Input Data (Mantissa)
B Input Data (Exponent)
Input Enable—Input B
C Input Data (Mantissa)
C Input Data (Exponent)
Input Enable—Input C
D Input Data (Mantissa)
D Input Data (Exponent)
Input Enable—Input D
Active Low Reset Pin
All Sync Pins Go to All Eight Channels
All Sync Pins Go to All Eight Channels
All Sync Pins Go to All Eight Channels
All Sync Pins Go to All Eight Channels
Chip ID Selector for Channels 0–3 and Ports A, B
Chip ID Selector for Channels 4–7 and Ports C, D
–14–
REV. 0