PUMB30 T/R NXP Semiconductors, PUMB30 T/R Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
PUMB30 T/R
Manufacturer Part Number
PUMB30 T/R
Description
Digital Transistors TRNS DOUBL RET TAPE7
Manufacturer
NXP Semiconductors
Datasheet
1.PUMB30_TR.pdf
(10 pages)
Specifications of PUMB30 T/R
Configuration
Dual
Transistor Polarity
PNP
Typical Input Resistor
2.2 KOhms
Mounting Style
SMD/SMT
Package / Case
UMT-6
Collector- Emitter Voltage Vceo Max
50 V
Peak Dc Collector Current
100 mA
Maximum Operating Temperature
+ 150 C
Minimum Operating Temperature
- 65 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PUMB30,115
NXP Semiconductors
11. Revision history
Table 10.
PEMB30_PUMB30_2
Product data sheet
Document ID
PEMB30_PUMB30_2
Modifications:
PEMB30_PUMB30_1
Revision history
Release date
20090902
20060331
•
•
•
•
•
This data sheet was changed to reflect the new company name NXP Semiconductors,
including new legal definitions and disclaimers. No changes were made to the technical
content.
Figure 3 “Package outline SOT363 (SC-88)”
Figure 5 “Reflow soldering footprint SOT363
Figure 6 “Wave soldering footprint SOT363
Figure 7 “Reflow soldering footprint
PNP/PNP double resistor-equipped transistors; R1 = 2.2 k , R2 = open
Data sheet status
Product data sheet
Product data sheet
Rev. 02 — 2 September 2009
SOT666”: updated
(SC-88)”: updated
: updated
Change notice
-
-
(SC-88)”: updated
PEMB30; PUMB30
Supersedes
PEMB30_PUMB30_1
-
© NXP B.V. 2009. All rights reserved.
8 of 10