PCA9550D NXP Semiconductors, PCA9550D Datasheet - Page 8
![LED Drivers 2-BIT I2C FM OD LED BLK RST](/photos/15/65/156558/soic8_sml.jpg)
PCA9550D
Manufacturer Part Number
PCA9550D
Description
LED Drivers 2-BIT I2C FM OD LED BLK RST
Manufacturer
NXP Semiconductors
Datasheet
1.PCA9550DP118.pdf
(26 pages)
Specifications of PCA9550D
Number Of Segments
2
Low Level Output Current
24000 uA (Min)
Operating Supply Voltage
2.3 V to 5.5 V
Maximum Supply Current
500 uA
Maximum Power Dissipation
400 mW
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SOT-96
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PCA9550D,112
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PCA9550D
Manufacturer:
NXP Semiconductors
Quantity:
1 880
Part Number:
PCA9550D
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
PCA9550D,112
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9550D.
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
PCA9550DP
Manufacturer:
TOSHIBA
Quantity:
12 000
Company:
Part Number:
PCA9550DP
Manufacturer:
NXP
Quantity:
60 000
Part Number:
PCA9550DP
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
PCA9550DP-T
Manufacturer:
NXP
Quantity:
5 000
NXP Semiconductors
7. Characteristics of the I
PCA9550_5
Product data sheet
7.1.1 START and STOP conditions
7.1 Bit transfer
7.2 System configuration
The I
lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be
connected to a positive supply via a pull-up resistor when connected to the output stages
of a device. Data transfer may be initiated only when the bus is not busy.
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse as changes in the data line at this time
will be interpreted as control signals (see
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line while the clock is HIGH is defined as the START condition (S).
A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP
condition (P) (see
A device generating a message is a ‘transmitter’; a device receiving is the ‘receiver’. The
device that controls the message is the ‘master’ and the devices which are controlled by
the master are the ‘slaves’ (see
Fig 7.
Fig 8.
2
C-bus is for 2-way, 2-line communication between different ICs or modules. The two
SDA
SCL
Bit transfer
Definition of START and STOP conditions
START condition
2
SDA
SCL
Figure
C-bus
S
Rev. 05 — 13 October 2008
8).
2-bit I
Figure
data valid
data line
stable;
2
C-bus LED driver with programmable blink rates
9).
Figure
allowed
change
of data
7).
STOP condition
mba607
P
PCA9550
© NXP B.V. 2008. All rights reserved.
mba608
SDA
SCL
8 of 26