CS4340-KS Cirrus Logic Inc, CS4340-KS Datasheet - Page 19

no-image

CS4340-KS

Manufacturer Part Number
CS4340-KS
Description
D/A Converter (D-A) IC
Manufacturer
Cirrus Logic Inc
Datasheets

Specifications of CS4340-KS

Resolution (bits)
24bit
Data Interface
Serial
No. Of Pins
16
Update Rate
96kSPS
Mounting Type
Surface Mount
Peak Reflow Compatible (260 C)
No
Supply Voltage Max
5V
No. Of Bits
24 Bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS4340-KS
Manufacturer:
CIRRUS
Quantity:
262
Part Number:
CS4340-KS
Manufacturer:
CS
Quantity:
1 000
Part Number:
CS4340-KS
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS4340-KS EP
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS4340-KSEP
Manufacturer:
HARRIS
Quantity:
1 200
Part Number:
CS4340-KSR
Manufacturer:
Optek
Quantity:
1
Part Number:
CS4340-KSZ
Manufacturer:
CIRRUS
Quantity:
443
Part Number:
CS4340-KSZ
Manufacturer:
CIRRUS
Quantity:
1 000
Part Number:
CS4340-KSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS4340-KSZ-
Manufacturer:
cirrus
Quantity:
60 000
Part Number:
CS4340-KSZR
Manufacturer:
CIRRUS
Quantity:
20 000
4.5
Reliable power-up can be accomplished by keeping the device in reset until the power supply and configuration pins
are stable, and the clocks are locked to the appropriate frequencies discussed in section 4.2. It is also recommended
that reset be enabled if the analog supply drops below the minimum specified operating voltage to prevent power
glitch related issues.
4.6
The CS4340 uses Popguard
down. This technology, when used with external DC-blocking capacitors in series with the audio outputs, minimizes
the audio transients commonly produced by single-ended single-supply converters. It is activated inside the DAC
when RST is enabled/disabled and requires no other external control, aside from choosing the appropriate DC-
blocking capacitors.
4.6.1 Power-up
4.6.2 Power-down
4.6.3 Discharge Time
DS297F3
When the device is initially powered-up, the audio outputs, AOUTL and AOUTR, are clamped to AGND. Fol-
lowing a delay of approximately 1000 sample periods, each output begins to ramp toward the quiescent volt-
age. Approximately 10,000 LRCK cycles later, the outputs reach V
voltage ramping allows time for the external DC-blocking capacitors to charge to the quiescent voltage, min-
imizing the power-up transient.
To prevent transients at power-down, the device must first enter its power-down state by enabling RST. When
this occurs, audio output ceases and the internal output buffers are disconnected from AOUTL and AOUTR.
In their place, a soft-start current sink is substituted which allows the DC-blocking capacitors to slowly dis-
charge. Once this charge is dissipated, the power to the device may be turned off and the system is ready for
the next power-on.
To prevent an audio transient at the next power-on, it is necessary to ensure that the DC-blocking capacitors
have fully discharged before turning on the power or exiting the power-down state. If not, a transient will occur
when the audio outputs are initially clamped to AGND. The time that the device must remain in the power-
down state is related to the value of the DC-blocking capacitance. For example, with a 3.3 µF capacitor, the
minimum power-down time will be approximately 0.4 seconds.
Popguard
Power-up Sequence
®
Transient Control
®
technology to minimize the effects of output transients during power-up and power-
Q
and audio output begins. This gradual
CS4340
19

Related parts for CS4340-KS