ISPPAC-POWR1014A-01TN48I LATTICE SEMICONDUCTOR, ISPPAC-POWR1014A-01TN48I Datasheet - Page 14

no-image

ISPPAC-POWR1014A-01TN48I

Manufacturer Part Number
ISPPAC-POWR1014A-01TN48I
Description
IC, POWER SUPPLY MONITOR, 48TQFP
Manufacturer
LATTICE SEMICONDUCTOR
Series
IspPACr

Specifications of ISPPAC-POWR1014A-01TN48I

No. Of Macrocells
24
Frequency
25MHz
Supply Voltage Range
2.8V To 3.96V
Operating Temperature Range
-40°C To +105°C
Logic Case Style
TQFP
No. Of Pins
48
Svhc
No SVHC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISPPAC-POWR1014A-01TN48I
Manufacturer:
Lattice
Quantity:
176
Part Number:
ISPPAC-POWR1014A-01TN48I
Manufacturer:
LATTICE
Quantity:
494
Part Number:
ISPPAC-POWR1014A-01TN48I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ISPPAC-POWR1014A-01TN48I
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
ISPPAC-POWR1014A-01TN48I
Quantity:
85
Lattice Semiconductor
Figure 2-7. ispPAC-POWR1014/A Voltage Monitors
Figure 2-7 shows the functional block diagram of one of the 10 voltage monitor inputs - ‘x’ (where x = 1...10). Each
voltage monitor can be divided into three sections: Analog Input, Window Control, and Filtering.
The voltage input is monitored by two individually programmable trip-point comparators, shown as CompA and
CompB. Table 2-1 shows all trip points and the range to which any comparator’s threshold can be set.
Each comparator outputs a HIGH signal to the PLD array if the voltage at its positive terminal is greater than its pro-
grammed trip point setting, otherwise it outputs a LOW signal.
A hysteresis of approximately 1% of the setpoint is provided by the comparators to reduce false triggering as a
result of input noise. The hysteresis provided by the voltage monitor is a function of the input divider setting.
Table 2-3 lists the typical hysteresis versus voltage monitor trip-point.
AGOOD Logic Signal
All the VMON comparators auto-calibrate immediately after a power-on reset event. During this time, the digital
glitch filters are also initialized. This process completion is signalled by an internally generated logic signal:
AGOOD. All logic using the VMON comparator logic signals must wait for the AGOOD signal to become active.
Programmable Over-Voltage and Under-Voltage Thresholds
Figure 2-8 (a) shows the power supply ramp-up and ramp-down voltage waveforms. Because of hysteresis, the
comparator outputs change state at different thresholds depending on the direction of excursion of the monitored
power supply.
VMONx
Trip Point A
Trip Point B
Analog Input
+
+
ispPAC-POWR1014/A
Comp A
Comp B
2-14
Window Control
Comp A/Window
Select
ispPAC-POWR1014/A Data Sheet
Glitch
Glitch
Filter
Filter
Filtering
VMONxA
Signal
Logic
VMONxB
Signal
Logic
Unit (POWR1014A
JTAG Interface
VMONx Status
I
2
C Interface/
To ADC
(POWR1014A only)
only)
Array
PLD

Related parts for ISPPAC-POWR1014A-01TN48I