AD9224-EB Analog Devices Inc, AD9224-EB Datasheet - Page 19

• Manufacturer Part Number: AD9224-EB
• Description: BOARD EVAL FOR AD9224
• Manufacturer: Analog Devices Inc

Specifications of AD9224-EB

• Rohs Status: RoHS non-compliant
• Number Of Adc's: 1
• Number Of Bits: 12
• Sampling Rate (per Second): 40M
• Data Interface: Parallel
• Inputs Per Adc: 1 Differential
• Input Range: 4 Vpp
• Power (typ) @ Conditions: 425mW @ 40MSPS
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Utilized Ic / Part: AD9224
• Lead Free Status / Rohs Status: Not Compliant

In this case an 80 MHz clock is divided by two to produce the
40 MHz clock input for the AD9224. In this configuration, the
duty cycle of the 80 MHz clock is irrelevant.
The input circuitry for the CLOCK pin is designed to accom-
modate CMOS inputs. The quality of the logic input, particu-
larly the rising edge, is critical in realizing the best possible jitter
performance of the part: the faster the rising edge, the better the
jitter performance.
As a result, careful selection of the logic family for the clock
driver, as well as the fanout and capacitive load on the clock
line, is important. Jitter-induced errors become more predomi-
nant at higher frequency, large amplitude inputs, where the
input slew rate is greatest.
Most of the power dissipated by the AD9224 is from the analog
power supplies. However, lower clock speeds will reduce digital
current. Figure 34 shows the relationship between power and
clock rate.
Direct IF Down Conversion Using the AD9224
Sampling IF signals above an ADC’s baseband region (i.e., dc
to F
applications. This process is often referred to as Direct IF Down
Conversion or Undersampling. There are several potential ben-
efits in using the ADC to alias (or mix) down a narrowband or
wideband IF signal. First and foremost is the elimination of a
complete mixer stage with its associated baseband amplifiers
and filters, reducing cost and power dissipation. Second is the
ability to apply various DSP techniques to perform such func-
tions as filtering, channel selection, quadrature demodulation,
data reduction, detection, etc. A detailed discussion on using
this technique in digital receivers can be found in Analog De-
vices Application Notes AN-301 and AN-302.
In Direct IF Down Conversion applications, one exploits the
inherent sampling process of an ADC in which an IF signal
lying outside the baseband region can be aliased back into the
baseband region in a similar manner that a mixer will down-
convert an IF signal. Similar to the mixer topology, an image
rejection filter is required to limit other potential interfering
signals from also aliasing back into the ADC’s baseband region.
A tradeoff exists between the complexity of this image rejection
filter and the ADC’s sample rate as well as dynamic range.
REV. A
S
/2) is becoming increasingly popular in communication
Figure 34. Power Consumption vs. Clock Rate
460
440
420
400
380
360
340
320
300
15
2V INTERNAL REFERENCE
20
25
SAMPLE RATE – MHz
1V INTERNAL REFERENCE
30
35
40
45
50
–19–
The AD9224 is well suited for various IF sampling applications.
The AD9224’s low distortion input SHA has a full-power
bandwidth extending beyond 120 MHz, thus encompassing
many popular IF frequencies. A DNL of 0.7 LSB (typ) com-
bined with low thermal input referred noise allows the AD9224
in the 2 V span to provide 69 dB of SNR for a baseband input
sine wave. Also, its low aperture jitter of 4 ps rms ensures
minimum SNR degradation at higher IF frequencies. In fact,
the AD9224 is capable of still maintaining 64.5 dB of SNR at
an IF of 71 MHz with a 2 V input span. Note, although the
AD9224 can yield a 1 dB to 2 dB improvement in SNR when
configured for the larger 4 V span, the 2 V span achieves the
optimum full- scale distortion performance at these higher input
frequencies. Also, the 2 V span reduces the performance re-
quirements of the input driver circuitry (i.e., IP3) and thus may
also be more attractive from a system implementation perspective.
Figure 35 shows a simplified schematic of the AD9224 config-
ured in an IF sampling application. To reduce the complexity of
the digital demodulator in many quadrature demodulation ap-
plications, the IF frequency and/or sample rate are strategically
selected such that the bandlimited IF signal aliases back into the
center of the ADC’s baseband region (i.e., F
if an IF signal centered at 45 MHz is sampled at 36 MSPS, an
image of this IF signal will be aliased back to 9.0 MHz, which
corresponds to one quarter of the sample rate (i.e., F
demodulation technique typically reduces the complexity of the
post digital demodulator ASIC which follows the ADC.
To maximize its distortion performance, the AD9224 is config-
ured in the differential mode with a 2 V span using a transformer.
The center-tap of the transformer is biased at midsupply via the
CML output of the AD9224. Preceding the AD9224 and trans-
former is an optional bandpass filter as well as a gain stage. A
low Q passive bandpass filter can be inserted to reduce out-
of-band distortion and noise which lies within the AD9224’s
130 MHz bandwidth. A large gain stage(s) is often required to
compensate for the high insertion losses of a SAW filter used for
channel selection and image rejection. The gain stage will also
provide adequate isolation for the SAW filter from the charge
“kick back” currents associated with the AD9224’s switched
capacitor input stage.
PREVIOUS
STAGES
MIXER
FROM
Figure 35. Example of AD9224 IF Sampling Circuit
FILTER
SAW
RF AMPLIFIER
LINEARITY
RF2317
RF2312
HIGH
BANDPASS
OPTIONAL
FILTER
10 F
MINICIRCUITS
T4-6T
S
/4). For example,
0.1 F
AD9224
0.1 F
200
20
20
S
/4). This
VINA
VINB
CML
VREF
SENSE
REFCOM
AD9224